This source file includes following definitions.
- radeon_register_atpx_handler
- radeon_unregister_atpx_handler
- radeon_has_atpx_dgpu_power_cntl
- radeon_is_atpx_hybrid
- radeon_pci_probe
- radeon_pci_remove
- radeon_pci_shutdown
- radeon_pmops_suspend
- radeon_pmops_resume
- radeon_pmops_freeze
- radeon_pmops_thaw
- radeon_pmops_runtime_suspend
- radeon_pmops_runtime_resume
- radeon_pmops_runtime_idle
- radeon_drm_ioctl
- radeon_kms_compat_ioctl
- radeon_get_crtc_scanout_position
- radeon_init
- radeon_exit
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33 #include <linux/compat.h>
34 #include <linux/console.h>
35 #include <linux/module.h>
36 #include <linux/pm_runtime.h>
37 #include <linux/vga_switcheroo.h>
38 #include <linux/mmu_notifier.h>
39
40 #include <drm/drm_agpsupport.h>
41 #include <drm/drm_crtc_helper.h>
42 #include <drm/drm_drv.h>
43 #include <drm/drm_fb_helper.h>
44 #include <drm/drm_file.h>
45 #include <drm/drm_gem.h>
46 #include <drm/drm_ioctl.h>
47 #include <drm/drm_pci.h>
48 #include <drm/drm_pciids.h>
49 #include <drm/drm_probe_helper.h>
50 #include <drm/drm_vblank.h>
51 #include <drm/radeon_drm.h>
52
53 #include "radeon_drv.h"
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111 #define KMS_DRIVER_MAJOR 2
112 #define KMS_DRIVER_MINOR 50
113 #define KMS_DRIVER_PATCHLEVEL 0
114 int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
115 void radeon_driver_unload_kms(struct drm_device *dev);
116 void radeon_driver_lastclose_kms(struct drm_device *dev);
117 int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
118 void radeon_driver_postclose_kms(struct drm_device *dev,
119 struct drm_file *file_priv);
120 int radeon_suspend_kms(struct drm_device *dev, bool suspend,
121 bool fbcon, bool freeze);
122 int radeon_resume_kms(struct drm_device *dev, bool resume, bool fbcon);
123 u32 radeon_get_vblank_counter_kms(struct drm_device *dev, unsigned int pipe);
124 int radeon_enable_vblank_kms(struct drm_device *dev, unsigned int pipe);
125 void radeon_disable_vblank_kms(struct drm_device *dev, unsigned int pipe);
126 void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
127 int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
128 void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
129 irqreturn_t radeon_driver_irq_handler_kms(int irq, void *arg);
130 void radeon_gem_object_free(struct drm_gem_object *obj);
131 int radeon_gem_object_open(struct drm_gem_object *obj,
132 struct drm_file *file_priv);
133 void radeon_gem_object_close(struct drm_gem_object *obj,
134 struct drm_file *file_priv);
135 struct dma_buf *radeon_gem_prime_export(struct drm_gem_object *gobj,
136 int flags);
137 extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, unsigned int crtc,
138 unsigned int flags, int *vpos, int *hpos,
139 ktime_t *stime, ktime_t *etime,
140 const struct drm_display_mode *mode);
141 extern bool radeon_is_px(struct drm_device *dev);
142 extern const struct drm_ioctl_desc radeon_ioctls_kms[];
143 extern int radeon_max_kms_ioctl;
144 int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
145 int radeon_mode_dumb_mmap(struct drm_file *filp,
146 struct drm_device *dev,
147 uint32_t handle, uint64_t *offset_p);
148 int radeon_mode_dumb_create(struct drm_file *file_priv,
149 struct drm_device *dev,
150 struct drm_mode_create_dumb *args);
151 struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj);
152 struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev,
153 struct dma_buf_attachment *,
154 struct sg_table *sg);
155 int radeon_gem_prime_pin(struct drm_gem_object *obj);
156 void radeon_gem_prime_unpin(struct drm_gem_object *obj);
157 void *radeon_gem_prime_vmap(struct drm_gem_object *obj);
158 void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr);
159
160
161 #if defined(CONFIG_VGA_SWITCHEROO)
162 void radeon_register_atpx_handler(void);
163 void radeon_unregister_atpx_handler(void);
164 bool radeon_has_atpx_dgpu_power_cntl(void);
165 bool radeon_is_atpx_hybrid(void);
166 #else
167 static inline void radeon_register_atpx_handler(void) {}
168 static inline void radeon_unregister_atpx_handler(void) {}
169 static inline bool radeon_has_atpx_dgpu_power_cntl(void) { return false; }
170 static inline bool radeon_is_atpx_hybrid(void) { return false; }
171 #endif
172
173 int radeon_no_wb;
174 int radeon_modeset = -1;
175 int radeon_dynclks = -1;
176 int radeon_r4xx_atom = 0;
177 #ifdef __powerpc__
178
179 int radeon_agpmode = -1;
180 #else
181 int radeon_agpmode = 0;
182 #endif
183 int radeon_vram_limit = 0;
184 int radeon_gart_size = -1;
185 int radeon_benchmarking = 0;
186 int radeon_testing = 0;
187 int radeon_connector_table = 0;
188 int radeon_tv = 1;
189 int radeon_audio = -1;
190 int radeon_disp_priority = 0;
191 int radeon_hw_i2c = 0;
192 int radeon_pcie_gen2 = -1;
193 int radeon_msi = -1;
194 int radeon_lockup_timeout = 10000;
195 int radeon_fastfb = 0;
196 int radeon_dpm = -1;
197 int radeon_aspm = -1;
198 int radeon_runtime_pm = -1;
199 int radeon_hard_reset = 0;
200 int radeon_vm_size = 8;
201 int radeon_vm_block_size = -1;
202 int radeon_deep_color = 0;
203 int radeon_use_pflipirq = 2;
204 int radeon_bapm = -1;
205 int radeon_backlight = -1;
206 int radeon_auxch = -1;
207 int radeon_mst = 0;
208 int radeon_uvd = 1;
209 int radeon_vce = 1;
210
211 MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
212 module_param_named(no_wb, radeon_no_wb, int, 0444);
213
214 MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
215 module_param_named(modeset, radeon_modeset, int, 0400);
216
217 MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
218 module_param_named(dynclks, radeon_dynclks, int, 0444);
219
220 MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
221 module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
222
223 MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing, in megabytes");
224 module_param_named(vramlimit, radeon_vram_limit, int, 0600);
225
226 MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
227 module_param_named(agpmode, radeon_agpmode, int, 0444);
228
229 MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32, 64, etc., -1 = auto)");
230 module_param_named(gartsize, radeon_gart_size, int, 0600);
231
232 MODULE_PARM_DESC(benchmark, "Run benchmark");
233 module_param_named(benchmark, radeon_benchmarking, int, 0444);
234
235 MODULE_PARM_DESC(test, "Run tests");
236 module_param_named(test, radeon_testing, int, 0444);
237
238 MODULE_PARM_DESC(connector_table, "Force connector table");
239 module_param_named(connector_table, radeon_connector_table, int, 0444);
240
241 MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
242 module_param_named(tv, radeon_tv, int, 0444);
243
244 MODULE_PARM_DESC(audio, "Audio enable (-1 = auto, 0 = disable, 1 = enable)");
245 module_param_named(audio, radeon_audio, int, 0444);
246
247 MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
248 module_param_named(disp_priority, radeon_disp_priority, int, 0444);
249
250 MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
251 module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
252
253 MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)");
254 module_param_named(pcie_gen2, radeon_pcie_gen2, int, 0444);
255
256 MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)");
257 module_param_named(msi, radeon_msi, int, 0444);
258
259 MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (default 10000 = 10 seconds, 0 = disable)");
260 module_param_named(lockup_timeout, radeon_lockup_timeout, int, 0444);
261
262 MODULE_PARM_DESC(fastfb, "Direct FB access for IGP chips (0 = disable, 1 = enable)");
263 module_param_named(fastfb, radeon_fastfb, int, 0444);
264
265 MODULE_PARM_DESC(dpm, "DPM support (1 = enable, 0 = disable, -1 = auto)");
266 module_param_named(dpm, radeon_dpm, int, 0444);
267
268 MODULE_PARM_DESC(aspm, "ASPM support (1 = enable, 0 = disable, -1 = auto)");
269 module_param_named(aspm, radeon_aspm, int, 0444);
270
271 MODULE_PARM_DESC(runpm, "PX runtime pm (1 = force enable, 0 = disable, -1 = PX only default)");
272 module_param_named(runpm, radeon_runtime_pm, int, 0444);
273
274 MODULE_PARM_DESC(hard_reset, "PCI config reset (1 = force enable, 0 = disable (default))");
275 module_param_named(hard_reset, radeon_hard_reset, int, 0444);
276
277 MODULE_PARM_DESC(vm_size, "VM address space size in gigabytes (default 4GB)");
278 module_param_named(vm_size, radeon_vm_size, int, 0444);
279
280 MODULE_PARM_DESC(vm_block_size, "VM page table size in bits (default depending on vm_size)");
281 module_param_named(vm_block_size, radeon_vm_block_size, int, 0444);
282
283 MODULE_PARM_DESC(deep_color, "Deep Color support (1 = enable, 0 = disable (default))");
284 module_param_named(deep_color, radeon_deep_color, int, 0444);
285
286 MODULE_PARM_DESC(use_pflipirq, "Pflip irqs for pageflip completion (0 = disable, 1 = as fallback, 2 = exclusive (default))");
287 module_param_named(use_pflipirq, radeon_use_pflipirq, int, 0444);
288
289 MODULE_PARM_DESC(bapm, "BAPM support (1 = enable, 0 = disable, -1 = auto)");
290 module_param_named(bapm, radeon_bapm, int, 0444);
291
292 MODULE_PARM_DESC(backlight, "backlight support (1 = enable, 0 = disable, -1 = auto)");
293 module_param_named(backlight, radeon_backlight, int, 0444);
294
295 MODULE_PARM_DESC(auxch, "Use native auxch experimental support (1 = enable, 0 = disable, -1 = auto)");
296 module_param_named(auxch, radeon_auxch, int, 0444);
297
298 MODULE_PARM_DESC(mst, "DisplayPort MST experimental support (1 = enable, 0 = disable)");
299 module_param_named(mst, radeon_mst, int, 0444);
300
301 MODULE_PARM_DESC(uvd, "uvd enable/disable uvd support (1 = enable, 0 = disable)");
302 module_param_named(uvd, radeon_uvd, int, 0444);
303
304 MODULE_PARM_DESC(vce, "vce enable/disable vce support (1 = enable, 0 = disable)");
305 module_param_named(vce, radeon_vce, int, 0444);
306
307 int radeon_si_support = 1;
308 MODULE_PARM_DESC(si_support, "SI support (1 = enabled (default), 0 = disabled)");
309 module_param_named(si_support, radeon_si_support, int, 0444);
310
311 int radeon_cik_support = 1;
312 MODULE_PARM_DESC(cik_support, "CIK support (1 = enabled (default), 0 = disabled)");
313 module_param_named(cik_support, radeon_cik_support, int, 0444);
314
315 static struct pci_device_id pciidlist[] = {
316 radeon_PCI_IDS
317 };
318
319 MODULE_DEVICE_TABLE(pci, pciidlist);
320
321 static struct drm_driver kms_driver;
322
323 bool radeon_device_is_virtual(void);
324
325 static int radeon_pci_probe(struct pci_dev *pdev,
326 const struct pci_device_id *ent)
327 {
328 unsigned long flags = 0;
329 struct drm_device *dev;
330 int ret;
331
332 if (!ent)
333 return -ENODEV;
334
335 flags = ent->driver_data;
336
337 if (!radeon_si_support) {
338 switch (flags & RADEON_FAMILY_MASK) {
339 case CHIP_TAHITI:
340 case CHIP_PITCAIRN:
341 case CHIP_VERDE:
342 case CHIP_OLAND:
343 case CHIP_HAINAN:
344 dev_info(&pdev->dev,
345 "SI support disabled by module param\n");
346 return -ENODEV;
347 }
348 }
349 if (!radeon_cik_support) {
350 switch (flags & RADEON_FAMILY_MASK) {
351 case CHIP_KAVERI:
352 case CHIP_BONAIRE:
353 case CHIP_HAWAII:
354 case CHIP_KABINI:
355 case CHIP_MULLINS:
356 dev_info(&pdev->dev,
357 "CIK support disabled by module param\n");
358 return -ENODEV;
359 }
360 }
361
362 if (vga_switcheroo_client_probe_defer(pdev))
363 return -EPROBE_DEFER;
364
365
366 ret = drm_fb_helper_remove_conflicting_pci_framebuffers(pdev, 0, "radeondrmfb");
367 if (ret)
368 return ret;
369
370 dev = drm_dev_alloc(&kms_driver, &pdev->dev);
371 if (IS_ERR(dev))
372 return PTR_ERR(dev);
373
374 ret = pci_enable_device(pdev);
375 if (ret)
376 goto err_free;
377
378 dev->pdev = pdev;
379 #ifdef __alpha__
380 dev->hose = pdev->sysdata;
381 #endif
382
383 pci_set_drvdata(pdev, dev);
384
385 if (pci_find_capability(dev->pdev, PCI_CAP_ID_AGP))
386 dev->agp = drm_agp_init(dev);
387 if (dev->agp) {
388 dev->agp->agp_mtrr = arch_phys_wc_add(
389 dev->agp->agp_info.aper_base,
390 dev->agp->agp_info.aper_size *
391 1024 * 1024);
392 }
393
394 ret = drm_dev_register(dev, ent->driver_data);
395 if (ret)
396 goto err_agp;
397
398 return 0;
399
400 err_agp:
401 if (dev->agp)
402 arch_phys_wc_del(dev->agp->agp_mtrr);
403 kfree(dev->agp);
404 pci_disable_device(pdev);
405 err_free:
406 drm_dev_put(dev);
407 return ret;
408 }
409
410 static void
411 radeon_pci_remove(struct pci_dev *pdev)
412 {
413 struct drm_device *dev = pci_get_drvdata(pdev);
414
415 drm_put_dev(dev);
416 }
417
418 static void
419 radeon_pci_shutdown(struct pci_dev *pdev)
420 {
421 #ifdef CONFIG_PPC64
422 struct drm_device *ddev = pci_get_drvdata(pdev);
423 #endif
424
425
426
427
428 if (radeon_device_is_virtual())
429 radeon_pci_remove(pdev);
430
431 #ifdef CONFIG_PPC64
432
433
434
435
436
437
438 radeon_suspend_kms(ddev, true, true, false);
439 #endif
440 }
441
442 static int radeon_pmops_suspend(struct device *dev)
443 {
444 struct drm_device *drm_dev = dev_get_drvdata(dev);
445 return radeon_suspend_kms(drm_dev, true, true, false);
446 }
447
448 static int radeon_pmops_resume(struct device *dev)
449 {
450 struct drm_device *drm_dev = dev_get_drvdata(dev);
451
452
453 if (radeon_is_px(drm_dev)) {
454 pm_runtime_disable(dev);
455 pm_runtime_set_active(dev);
456 pm_runtime_enable(dev);
457 }
458
459 return radeon_resume_kms(drm_dev, true, true);
460 }
461
462 static int radeon_pmops_freeze(struct device *dev)
463 {
464 struct drm_device *drm_dev = dev_get_drvdata(dev);
465 return radeon_suspend_kms(drm_dev, false, true, true);
466 }
467
468 static int radeon_pmops_thaw(struct device *dev)
469 {
470 struct drm_device *drm_dev = dev_get_drvdata(dev);
471 return radeon_resume_kms(drm_dev, false, true);
472 }
473
474 static int radeon_pmops_runtime_suspend(struct device *dev)
475 {
476 struct pci_dev *pdev = to_pci_dev(dev);
477 struct drm_device *drm_dev = pci_get_drvdata(pdev);
478 int ret;
479
480 if (!radeon_is_px(drm_dev)) {
481 pm_runtime_forbid(dev);
482 return -EBUSY;
483 }
484
485 drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
486 drm_kms_helper_poll_disable(drm_dev);
487
488 ret = radeon_suspend_kms(drm_dev, false, false, false);
489 pci_save_state(pdev);
490 pci_disable_device(pdev);
491 pci_ignore_hotplug(pdev);
492 if (radeon_is_atpx_hybrid())
493 pci_set_power_state(pdev, PCI_D3cold);
494 else if (!radeon_has_atpx_dgpu_power_cntl())
495 pci_set_power_state(pdev, PCI_D3hot);
496 drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF;
497
498 return 0;
499 }
500
501 static int radeon_pmops_runtime_resume(struct device *dev)
502 {
503 struct pci_dev *pdev = to_pci_dev(dev);
504 struct drm_device *drm_dev = pci_get_drvdata(pdev);
505 int ret;
506
507 if (!radeon_is_px(drm_dev))
508 return -EINVAL;
509
510 drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
511
512 if (radeon_is_atpx_hybrid() ||
513 !radeon_has_atpx_dgpu_power_cntl())
514 pci_set_power_state(pdev, PCI_D0);
515 pci_restore_state(pdev);
516 ret = pci_enable_device(pdev);
517 if (ret)
518 return ret;
519 pci_set_master(pdev);
520
521 ret = radeon_resume_kms(drm_dev, false, false);
522 drm_kms_helper_poll_enable(drm_dev);
523 drm_dev->switch_power_state = DRM_SWITCH_POWER_ON;
524 return 0;
525 }
526
527 static int radeon_pmops_runtime_idle(struct device *dev)
528 {
529 struct drm_device *drm_dev = dev_get_drvdata(dev);
530 struct drm_crtc *crtc;
531
532 if (!radeon_is_px(drm_dev)) {
533 pm_runtime_forbid(dev);
534 return -EBUSY;
535 }
536
537 list_for_each_entry(crtc, &drm_dev->mode_config.crtc_list, head) {
538 if (crtc->enabled) {
539 DRM_DEBUG_DRIVER("failing to power off - crtc active\n");
540 return -EBUSY;
541 }
542 }
543
544 pm_runtime_mark_last_busy(dev);
545 pm_runtime_autosuspend(dev);
546
547 return 1;
548 }
549
550 long radeon_drm_ioctl(struct file *filp,
551 unsigned int cmd, unsigned long arg)
552 {
553 struct drm_file *file_priv = filp->private_data;
554 struct drm_device *dev;
555 long ret;
556 dev = file_priv->minor->dev;
557 ret = pm_runtime_get_sync(dev->dev);
558 if (ret < 0)
559 return ret;
560
561 ret = drm_ioctl(filp, cmd, arg);
562
563 pm_runtime_mark_last_busy(dev->dev);
564 pm_runtime_put_autosuspend(dev->dev);
565 return ret;
566 }
567
568 #ifdef CONFIG_COMPAT
569 static long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd, unsigned long arg)
570 {
571 unsigned int nr = DRM_IOCTL_NR(cmd);
572 int ret;
573
574 if (nr < DRM_COMMAND_BASE)
575 return drm_compat_ioctl(filp, cmd, arg);
576
577 ret = radeon_drm_ioctl(filp, cmd, arg);
578
579 return ret;
580 }
581 #endif
582
583 static const struct dev_pm_ops radeon_pm_ops = {
584 .suspend = radeon_pmops_suspend,
585 .resume = radeon_pmops_resume,
586 .freeze = radeon_pmops_freeze,
587 .thaw = radeon_pmops_thaw,
588 .poweroff = radeon_pmops_freeze,
589 .restore = radeon_pmops_resume,
590 .runtime_suspend = radeon_pmops_runtime_suspend,
591 .runtime_resume = radeon_pmops_runtime_resume,
592 .runtime_idle = radeon_pmops_runtime_idle,
593 };
594
595 static const struct file_operations radeon_driver_kms_fops = {
596 .owner = THIS_MODULE,
597 .open = drm_open,
598 .release = drm_release,
599 .unlocked_ioctl = radeon_drm_ioctl,
600 .mmap = radeon_mmap,
601 .poll = drm_poll,
602 .read = drm_read,
603 #ifdef CONFIG_COMPAT
604 .compat_ioctl = radeon_kms_compat_ioctl,
605 #endif
606 };
607
608 static bool
609 radeon_get_crtc_scanout_position(struct drm_device *dev, unsigned int pipe,
610 bool in_vblank_irq, int *vpos, int *hpos,
611 ktime_t *stime, ktime_t *etime,
612 const struct drm_display_mode *mode)
613 {
614 return radeon_get_crtc_scanoutpos(dev, pipe, 0, vpos, hpos,
615 stime, etime, mode);
616 }
617
618 static struct drm_driver kms_driver = {
619 .driver_features =
620 DRIVER_GEM | DRIVER_RENDER,
621 .load = radeon_driver_load_kms,
622 .open = radeon_driver_open_kms,
623 .postclose = radeon_driver_postclose_kms,
624 .lastclose = radeon_driver_lastclose_kms,
625 .unload = radeon_driver_unload_kms,
626 .get_vblank_counter = radeon_get_vblank_counter_kms,
627 .enable_vblank = radeon_enable_vblank_kms,
628 .disable_vblank = radeon_disable_vblank_kms,
629 .get_vblank_timestamp = drm_calc_vbltimestamp_from_scanoutpos,
630 .get_scanout_position = radeon_get_crtc_scanout_position,
631 .irq_preinstall = radeon_driver_irq_preinstall_kms,
632 .irq_postinstall = radeon_driver_irq_postinstall_kms,
633 .irq_uninstall = radeon_driver_irq_uninstall_kms,
634 .irq_handler = radeon_driver_irq_handler_kms,
635 .ioctls = radeon_ioctls_kms,
636 .gem_free_object_unlocked = radeon_gem_object_free,
637 .gem_open_object = radeon_gem_object_open,
638 .gem_close_object = radeon_gem_object_close,
639 .dumb_create = radeon_mode_dumb_create,
640 .dumb_map_offset = radeon_mode_dumb_mmap,
641 .fops = &radeon_driver_kms_fops,
642
643 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
644 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
645 .gem_prime_export = radeon_gem_prime_export,
646 .gem_prime_pin = radeon_gem_prime_pin,
647 .gem_prime_unpin = radeon_gem_prime_unpin,
648 .gem_prime_get_sg_table = radeon_gem_prime_get_sg_table,
649 .gem_prime_import_sg_table = radeon_gem_prime_import_sg_table,
650 .gem_prime_vmap = radeon_gem_prime_vmap,
651 .gem_prime_vunmap = radeon_gem_prime_vunmap,
652
653 .name = DRIVER_NAME,
654 .desc = DRIVER_DESC,
655 .date = DRIVER_DATE,
656 .major = KMS_DRIVER_MAJOR,
657 .minor = KMS_DRIVER_MINOR,
658 .patchlevel = KMS_DRIVER_PATCHLEVEL,
659 };
660
661 static struct drm_driver *driver;
662 static struct pci_driver *pdriver;
663
664 static struct pci_driver radeon_kms_pci_driver = {
665 .name = DRIVER_NAME,
666 .id_table = pciidlist,
667 .probe = radeon_pci_probe,
668 .remove = radeon_pci_remove,
669 .shutdown = radeon_pci_shutdown,
670 .driver.pm = &radeon_pm_ops,
671 };
672
673 static int __init radeon_init(void)
674 {
675 if (vgacon_text_force() && radeon_modeset == -1) {
676 DRM_INFO("VGACON disable radeon kernel modesetting.\n");
677 radeon_modeset = 0;
678 }
679
680 if (radeon_modeset == -1)
681 radeon_modeset = 1;
682
683 if (radeon_modeset == 1) {
684 DRM_INFO("radeon kernel modesetting enabled.\n");
685 driver = &kms_driver;
686 pdriver = &radeon_kms_pci_driver;
687 driver->driver_features |= DRIVER_MODESET;
688 driver->num_ioctls = radeon_max_kms_ioctl;
689 radeon_register_atpx_handler();
690
691 } else {
692 DRM_ERROR("No UMS support in radeon module!\n");
693 return -EINVAL;
694 }
695
696 return pci_register_driver(pdriver);
697 }
698
699 static void __exit radeon_exit(void)
700 {
701 pci_unregister_driver(pdriver);
702 radeon_unregister_atpx_handler();
703 mmu_notifier_synchronize();
704 }
705
706 module_init(radeon_init);
707 module_exit(radeon_exit);
708
709 MODULE_AUTHOR(DRIVER_AUTHOR);
710 MODULE_DESCRIPTION(DRIVER_DESC);
711 MODULE_LICENSE("GPL and additional rights");