This source file includes following definitions.
- s5m8767_get_register
- s5m8767_get_vsel_reg
- s5m8767_convert_voltage_to_sel
- s5m8767_set_high
- s5m8767_set_low
- s5m8767_set_voltage_sel
- s5m8767_set_voltage_time_sel
- s5m8767_regulator_config_ext_control
- s5m8767_enable_ext_control
- s5m8767_pmic_dt_parse_dvs_gpio
- s5m8767_pmic_dt_parse_ds_gpio
- s5m8767_pmic_dt_parse_pdata
- s5m8767_pmic_dt_parse_pdata
- s5m8767_pmic_probe
- s5m8767_pmic_init
- s5m8767_pmic_exit
1
2
3
4
5
6 #include <linux/err.h>
7 #include <linux/of_gpio.h>
8 #include <linux/gpio/consumer.h>
9 #include <linux/module.h>
10 #include <linux/platform_device.h>
11 #include <linux/regulator/driver.h>
12 #include <linux/regulator/machine.h>
13 #include <linux/mfd/samsung/core.h>
14 #include <linux/mfd/samsung/s5m8767.h>
15 #include <linux/regulator/of_regulator.h>
16 #include <linux/regmap.h>
17
18 #define S5M8767_OPMODE_NORMAL_MODE 0x1
19
20 struct s5m8767_info {
21 struct device *dev;
22 struct sec_pmic_dev *iodev;
23 int num_regulators;
24 struct sec_opmode_data *opmode;
25
26 int ramp_delay;
27 bool buck2_ramp;
28 bool buck3_ramp;
29 bool buck4_ramp;
30
31 bool buck2_gpiodvs;
32 bool buck3_gpiodvs;
33 bool buck4_gpiodvs;
34 u8 buck2_vol[8];
35 u8 buck3_vol[8];
36 u8 buck4_vol[8];
37 int buck_gpios[3];
38 int buck_ds[3];
39 int buck_gpioindex;
40 };
41
42 struct sec_voltage_desc {
43 int max;
44 int min;
45 int step;
46 };
47
48 static const struct sec_voltage_desc buck_voltage_val1 = {
49 .max = 2225000,
50 .min = 650000,
51 .step = 6250,
52 };
53
54 static const struct sec_voltage_desc buck_voltage_val2 = {
55 .max = 1600000,
56 .min = 600000,
57 .step = 6250,
58 };
59
60 static const struct sec_voltage_desc buck_voltage_val3 = {
61 .max = 3000000,
62 .min = 750000,
63 .step = 12500,
64 };
65
66 static const struct sec_voltage_desc ldo_voltage_val1 = {
67 .max = 3950000,
68 .min = 800000,
69 .step = 50000,
70 };
71
72 static const struct sec_voltage_desc ldo_voltage_val2 = {
73 .max = 2375000,
74 .min = 800000,
75 .step = 25000,
76 };
77
78 static const struct sec_voltage_desc *reg_voltage_map[] = {
79 [S5M8767_LDO1] = &ldo_voltage_val2,
80 [S5M8767_LDO2] = &ldo_voltage_val2,
81 [S5M8767_LDO3] = &ldo_voltage_val1,
82 [S5M8767_LDO4] = &ldo_voltage_val1,
83 [S5M8767_LDO5] = &ldo_voltage_val1,
84 [S5M8767_LDO6] = &ldo_voltage_val2,
85 [S5M8767_LDO7] = &ldo_voltage_val2,
86 [S5M8767_LDO8] = &ldo_voltage_val2,
87 [S5M8767_LDO9] = &ldo_voltage_val1,
88 [S5M8767_LDO10] = &ldo_voltage_val1,
89 [S5M8767_LDO11] = &ldo_voltage_val1,
90 [S5M8767_LDO12] = &ldo_voltage_val1,
91 [S5M8767_LDO13] = &ldo_voltage_val1,
92 [S5M8767_LDO14] = &ldo_voltage_val1,
93 [S5M8767_LDO15] = &ldo_voltage_val2,
94 [S5M8767_LDO16] = &ldo_voltage_val1,
95 [S5M8767_LDO17] = &ldo_voltage_val1,
96 [S5M8767_LDO18] = &ldo_voltage_val1,
97 [S5M8767_LDO19] = &ldo_voltage_val1,
98 [S5M8767_LDO20] = &ldo_voltage_val1,
99 [S5M8767_LDO21] = &ldo_voltage_val1,
100 [S5M8767_LDO22] = &ldo_voltage_val1,
101 [S5M8767_LDO23] = &ldo_voltage_val1,
102 [S5M8767_LDO24] = &ldo_voltage_val1,
103 [S5M8767_LDO25] = &ldo_voltage_val1,
104 [S5M8767_LDO26] = &ldo_voltage_val1,
105 [S5M8767_LDO27] = &ldo_voltage_val1,
106 [S5M8767_LDO28] = &ldo_voltage_val1,
107 [S5M8767_BUCK1] = &buck_voltage_val1,
108 [S5M8767_BUCK2] = &buck_voltage_val2,
109 [S5M8767_BUCK3] = &buck_voltage_val2,
110 [S5M8767_BUCK4] = &buck_voltage_val2,
111 [S5M8767_BUCK5] = &buck_voltage_val1,
112 [S5M8767_BUCK6] = &buck_voltage_val1,
113 [S5M8767_BUCK7] = &buck_voltage_val3,
114 [S5M8767_BUCK8] = &buck_voltage_val3,
115 [S5M8767_BUCK9] = &buck_voltage_val3,
116 };
117
118 static const unsigned int s5m8767_opmode_reg[][4] = {
119
120
121 {0x0, 0x3, 0x2, 0x1},
122 {0x0, 0x3, 0x2, 0x1},
123 {0x0, 0x3, 0x2, 0x1},
124 {0x0, 0x0, 0x0, 0x0},
125 {0x0, 0x3, 0x2, 0x1},
126 {0x0, 0x3, 0x2, 0x1},
127 {0x0, 0x3, 0x2, 0x1},
128 {0x0, 0x3, 0x2, 0x1},
129 {0x0, 0x3, 0x2, 0x1},
130 {0x0, 0x3, 0x2, 0x1},
131 {0x0, 0x3, 0x2, 0x1},
132 {0x0, 0x3, 0x2, 0x1},
133 {0x0, 0x3, 0x2, 0x1},
134 {0x0, 0x3, 0x2, 0x1},
135 {0x0, 0x3, 0x2, 0x1},
136 {0x0, 0x3, 0x2, 0x1},
137 {0x0, 0x3, 0x2, 0x1},
138 {0x0, 0x0, 0x0, 0x0},
139 {0x0, 0x3, 0x2, 0x1},
140 {0x0, 0x3, 0x2, 0x1},
141 {0x0, 0x3, 0x2, 0x1},
142 {0x0, 0x3, 0x2, 0x1},
143 {0x0, 0x0, 0x0, 0x0},
144 {0x0, 0x3, 0x2, 0x1},
145 {0x0, 0x3, 0x2, 0x1},
146 {0x0, 0x3, 0x2, 0x1},
147 {0x0, 0x3, 0x2, 0x1},
148 {0x0, 0x3, 0x2, 0x1},
149
150
151 {0x0, 0x3, 0x1, 0x1},
152 {0x0, 0x3, 0x1, 0x1},
153 {0x0, 0x3, 0x1, 0x1},
154 {0x0, 0x3, 0x1, 0x1},
155 {0x0, 0x3, 0x2, 0x1},
156 {0x0, 0x3, 0x1, 0x1},
157 {0x0, 0x3, 0x1, 0x1},
158 {0x0, 0x3, 0x1, 0x1},
159 {0x0, 0x3, 0x1, 0x1},
160 };
161
162 static int s5m8767_get_register(struct s5m8767_info *s5m8767, int reg_id,
163 int *reg, int *enable_ctrl)
164 {
165 int i;
166 unsigned int mode;
167
168 switch (reg_id) {
169 case S5M8767_LDO1 ... S5M8767_LDO2:
170 *reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
171 break;
172 case S5M8767_LDO3 ... S5M8767_LDO28:
173 *reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
174 break;
175 case S5M8767_BUCK1:
176 *reg = S5M8767_REG_BUCK1CTRL1;
177 break;
178 case S5M8767_BUCK2 ... S5M8767_BUCK4:
179 *reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9;
180 break;
181 case S5M8767_BUCK5:
182 *reg = S5M8767_REG_BUCK5CTRL1;
183 break;
184 case S5M8767_BUCK6 ... S5M8767_BUCK9:
185 *reg = S5M8767_REG_BUCK6CTRL1 + (reg_id - S5M8767_BUCK6) * 2;
186 break;
187 default:
188 return -EINVAL;
189 }
190
191 for (i = 0; i < s5m8767->num_regulators; i++) {
192 if (s5m8767->opmode[i].id == reg_id) {
193 mode = s5m8767->opmode[i].mode;
194 break;
195 }
196 }
197
198 if (i >= s5m8767->num_regulators)
199 return -EINVAL;
200
201 *enable_ctrl = s5m8767_opmode_reg[reg_id][mode] << S5M8767_ENCTRL_SHIFT;
202
203 return 0;
204 }
205
206 static int s5m8767_get_vsel_reg(int reg_id, struct s5m8767_info *s5m8767)
207 {
208 int reg;
209
210 switch (reg_id) {
211 case S5M8767_LDO1 ... S5M8767_LDO2:
212 reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
213 break;
214 case S5M8767_LDO3 ... S5M8767_LDO28:
215 reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
216 break;
217 case S5M8767_BUCK1:
218 reg = S5M8767_REG_BUCK1CTRL2;
219 break;
220 case S5M8767_BUCK2:
221 reg = S5M8767_REG_BUCK2DVS1;
222 if (s5m8767->buck2_gpiodvs)
223 reg += s5m8767->buck_gpioindex;
224 break;
225 case S5M8767_BUCK3:
226 reg = S5M8767_REG_BUCK3DVS1;
227 if (s5m8767->buck3_gpiodvs)
228 reg += s5m8767->buck_gpioindex;
229 break;
230 case S5M8767_BUCK4:
231 reg = S5M8767_REG_BUCK4DVS1;
232 if (s5m8767->buck4_gpiodvs)
233 reg += s5m8767->buck_gpioindex;
234 break;
235 case S5M8767_BUCK5:
236 reg = S5M8767_REG_BUCK5CTRL2;
237 break;
238 case S5M8767_BUCK6 ... S5M8767_BUCK9:
239 reg = S5M8767_REG_BUCK6CTRL2 + (reg_id - S5M8767_BUCK6) * 2;
240 break;
241 default:
242 return -EINVAL;
243 }
244
245 return reg;
246 }
247
248 static int s5m8767_convert_voltage_to_sel(const struct sec_voltage_desc *desc,
249 int min_vol)
250 {
251 int selector = 0;
252
253 if (desc == NULL)
254 return -EINVAL;
255
256 if (min_vol > desc->max)
257 return -EINVAL;
258
259 if (min_vol < desc->min)
260 min_vol = desc->min;
261
262 selector = DIV_ROUND_UP(min_vol - desc->min, desc->step);
263
264 if (desc->min + desc->step * selector > desc->max)
265 return -EINVAL;
266
267 return selector;
268 }
269
270 static inline int s5m8767_set_high(struct s5m8767_info *s5m8767)
271 {
272 int temp_index = s5m8767->buck_gpioindex;
273
274 gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
275 gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
276 gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
277
278 return 0;
279 }
280
281 static inline int s5m8767_set_low(struct s5m8767_info *s5m8767)
282 {
283 int temp_index = s5m8767->buck_gpioindex;
284
285 gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
286 gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
287 gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
288
289 return 0;
290 }
291
292 static int s5m8767_set_voltage_sel(struct regulator_dev *rdev,
293 unsigned selector)
294 {
295 struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
296 int reg_id = rdev_get_id(rdev);
297 int old_index, index = 0;
298 u8 *buck234_vol = NULL;
299
300 switch (reg_id) {
301 case S5M8767_LDO1 ... S5M8767_LDO28:
302 break;
303 case S5M8767_BUCK1 ... S5M8767_BUCK6:
304 if (reg_id == S5M8767_BUCK2 && s5m8767->buck2_gpiodvs)
305 buck234_vol = &s5m8767->buck2_vol[0];
306 else if (reg_id == S5M8767_BUCK3 && s5m8767->buck3_gpiodvs)
307 buck234_vol = &s5m8767->buck3_vol[0];
308 else if (reg_id == S5M8767_BUCK4 && s5m8767->buck4_gpiodvs)
309 buck234_vol = &s5m8767->buck4_vol[0];
310 break;
311 case S5M8767_BUCK7 ... S5M8767_BUCK8:
312 return -EINVAL;
313 case S5M8767_BUCK9:
314 break;
315 default:
316 return -EINVAL;
317 }
318
319
320 if (buck234_vol) {
321 while (*buck234_vol != selector) {
322 buck234_vol++;
323 index++;
324 }
325 old_index = s5m8767->buck_gpioindex;
326 s5m8767->buck_gpioindex = index;
327
328 if (index > old_index)
329 return s5m8767_set_high(s5m8767);
330 else
331 return s5m8767_set_low(s5m8767);
332 } else {
333 return regulator_set_voltage_sel_regmap(rdev, selector);
334 }
335 }
336
337 static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev,
338 unsigned int old_sel,
339 unsigned int new_sel)
340 {
341 struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
342
343 if ((old_sel < new_sel) && s5m8767->ramp_delay)
344 return DIV_ROUND_UP(rdev->desc->uV_step * (new_sel - old_sel),
345 s5m8767->ramp_delay * 1000);
346 return 0;
347 }
348
349 static const struct regulator_ops s5m8767_ops = {
350 .list_voltage = regulator_list_voltage_linear,
351 .is_enabled = regulator_is_enabled_regmap,
352 .enable = regulator_enable_regmap,
353 .disable = regulator_disable_regmap,
354 .get_voltage_sel = regulator_get_voltage_sel_regmap,
355 .set_voltage_sel = s5m8767_set_voltage_sel,
356 .set_voltage_time_sel = s5m8767_set_voltage_time_sel,
357 };
358
359 static const struct regulator_ops s5m8767_buck78_ops = {
360 .list_voltage = regulator_list_voltage_linear,
361 .is_enabled = regulator_is_enabled_regmap,
362 .enable = regulator_enable_regmap,
363 .disable = regulator_disable_regmap,
364 .get_voltage_sel = regulator_get_voltage_sel_regmap,
365 .set_voltage_sel = regulator_set_voltage_sel_regmap,
366 };
367
368 #define s5m8767_regulator_desc(_name) { \
369 .name = #_name, \
370 .id = S5M8767_##_name, \
371 .ops = &s5m8767_ops, \
372 .type = REGULATOR_VOLTAGE, \
373 .owner = THIS_MODULE, \
374 }
375
376 #define s5m8767_regulator_buck78_desc(_name) { \
377 .name = #_name, \
378 .id = S5M8767_##_name, \
379 .ops = &s5m8767_buck78_ops, \
380 .type = REGULATOR_VOLTAGE, \
381 .owner = THIS_MODULE, \
382 }
383
384 static struct regulator_desc regulators[] = {
385 s5m8767_regulator_desc(LDO1),
386 s5m8767_regulator_desc(LDO2),
387 s5m8767_regulator_desc(LDO3),
388 s5m8767_regulator_desc(LDO4),
389 s5m8767_regulator_desc(LDO5),
390 s5m8767_regulator_desc(LDO6),
391 s5m8767_regulator_desc(LDO7),
392 s5m8767_regulator_desc(LDO8),
393 s5m8767_regulator_desc(LDO9),
394 s5m8767_regulator_desc(LDO10),
395 s5m8767_regulator_desc(LDO11),
396 s5m8767_regulator_desc(LDO12),
397 s5m8767_regulator_desc(LDO13),
398 s5m8767_regulator_desc(LDO14),
399 s5m8767_regulator_desc(LDO15),
400 s5m8767_regulator_desc(LDO16),
401 s5m8767_regulator_desc(LDO17),
402 s5m8767_regulator_desc(LDO18),
403 s5m8767_regulator_desc(LDO19),
404 s5m8767_regulator_desc(LDO20),
405 s5m8767_regulator_desc(LDO21),
406 s5m8767_regulator_desc(LDO22),
407 s5m8767_regulator_desc(LDO23),
408 s5m8767_regulator_desc(LDO24),
409 s5m8767_regulator_desc(LDO25),
410 s5m8767_regulator_desc(LDO26),
411 s5m8767_regulator_desc(LDO27),
412 s5m8767_regulator_desc(LDO28),
413 s5m8767_regulator_desc(BUCK1),
414 s5m8767_regulator_desc(BUCK2),
415 s5m8767_regulator_desc(BUCK3),
416 s5m8767_regulator_desc(BUCK4),
417 s5m8767_regulator_desc(BUCK5),
418 s5m8767_regulator_desc(BUCK6),
419 s5m8767_regulator_buck78_desc(BUCK7),
420 s5m8767_regulator_buck78_desc(BUCK8),
421 s5m8767_regulator_desc(BUCK9),
422 };
423
424
425
426
427 static void s5m8767_regulator_config_ext_control(struct s5m8767_info *s5m8767,
428 struct sec_regulator_data *rdata,
429 struct regulator_config *config)
430 {
431 int i, mode = 0;
432
433 if (rdata->id != S5M8767_BUCK9)
434 return;
435
436
437 for (i = 0; i < s5m8767->num_regulators; i++) {
438 const struct sec_opmode_data *opmode = &s5m8767->opmode[i];
439 if (opmode->id == rdata->id) {
440 mode = s5m8767_opmode_reg[rdata->id][opmode->mode];
441 break;
442 }
443 }
444 if (mode != S5M8767_ENCTRL_USE_GPIO) {
445 dev_warn(s5m8767->dev,
446 "ext-control for %pOFn: mismatched op_mode (%x), ignoring\n",
447 rdata->reg_node, mode);
448 return;
449 }
450
451 if (!rdata->ext_control_gpiod) {
452 dev_warn(s5m8767->dev,
453 "ext-control for %pOFn: GPIO not valid, ignoring\n",
454 rdata->reg_node);
455 return;
456 }
457
458 config->ena_gpiod = rdata->ext_control_gpiod;
459 }
460
461
462
463
464 static int s5m8767_enable_ext_control(struct s5m8767_info *s5m8767,
465 struct regulator_dev *rdev)
466 {
467 int id = rdev_get_id(rdev);
468 int ret, reg, enable_ctrl;
469
470 if (id != S5M8767_BUCK9)
471 return -EINVAL;
472
473 ret = s5m8767_get_register(s5m8767, id, ®, &enable_ctrl);
474 if (ret)
475 return ret;
476
477 return regmap_update_bits(s5m8767->iodev->regmap_pmic,
478 reg, S5M8767_ENCTRL_MASK,
479 S5M8767_ENCTRL_USE_GPIO << S5M8767_ENCTRL_SHIFT);
480 }
481
482
483 #ifdef CONFIG_OF
484 static int s5m8767_pmic_dt_parse_dvs_gpio(struct sec_pmic_dev *iodev,
485 struct sec_platform_data *pdata,
486 struct device_node *pmic_np)
487 {
488 int i, gpio;
489
490 for (i = 0; i < 3; i++) {
491 gpio = of_get_named_gpio(pmic_np,
492 "s5m8767,pmic-buck-dvs-gpios", i);
493 if (!gpio_is_valid(gpio)) {
494 dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio);
495 return -EINVAL;
496 }
497 pdata->buck_gpios[i] = gpio;
498 }
499 return 0;
500 }
501
502 static int s5m8767_pmic_dt_parse_ds_gpio(struct sec_pmic_dev *iodev,
503 struct sec_platform_data *pdata,
504 struct device_node *pmic_np)
505 {
506 int i, gpio;
507
508 for (i = 0; i < 3; i++) {
509 gpio = of_get_named_gpio(pmic_np,
510 "s5m8767,pmic-buck-ds-gpios", i);
511 if (!gpio_is_valid(gpio)) {
512 dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio);
513 return -EINVAL;
514 }
515 pdata->buck_ds[i] = gpio;
516 }
517 return 0;
518 }
519
520 static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev,
521 struct sec_platform_data *pdata)
522 {
523 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
524 struct device_node *pmic_np, *regulators_np, *reg_np;
525 struct sec_regulator_data *rdata;
526 struct sec_opmode_data *rmode;
527 unsigned int i, dvs_voltage_nr = 8, ret;
528
529 pmic_np = iodev->dev->of_node;
530 if (!pmic_np) {
531 dev_err(iodev->dev, "could not find pmic sub-node\n");
532 return -ENODEV;
533 }
534
535 regulators_np = of_get_child_by_name(pmic_np, "regulators");
536 if (!regulators_np) {
537 dev_err(iodev->dev, "could not find regulators sub-node\n");
538 return -EINVAL;
539 }
540
541
542 pdata->num_regulators = of_get_child_count(regulators_np);
543
544 rdata = devm_kcalloc(&pdev->dev,
545 pdata->num_regulators, sizeof(*rdata),
546 GFP_KERNEL);
547 if (!rdata)
548 return -ENOMEM;
549
550 rmode = devm_kcalloc(&pdev->dev,
551 pdata->num_regulators, sizeof(*rmode),
552 GFP_KERNEL);
553 if (!rmode)
554 return -ENOMEM;
555
556 pdata->regulators = rdata;
557 pdata->opmode = rmode;
558 for_each_child_of_node(regulators_np, reg_np) {
559 for (i = 0; i < ARRAY_SIZE(regulators); i++)
560 if (of_node_name_eq(reg_np, regulators[i].name))
561 break;
562
563 if (i == ARRAY_SIZE(regulators)) {
564 dev_warn(iodev->dev,
565 "don't know how to configure regulator %pOFn\n",
566 reg_np);
567 continue;
568 }
569
570 rdata->ext_control_gpiod = devm_gpiod_get_from_of_node(
571 &pdev->dev,
572 reg_np,
573 "s5m8767,pmic-ext-control-gpios",
574 0,
575 GPIOD_OUT_HIGH | GPIOD_FLAGS_BIT_NONEXCLUSIVE,
576 "s5m8767");
577 if (PTR_ERR(rdata->ext_control_gpiod) == -ENOENT)
578 rdata->ext_control_gpiod = NULL;
579 else if (IS_ERR(rdata->ext_control_gpiod))
580 return PTR_ERR(rdata->ext_control_gpiod);
581
582 rdata->id = i;
583 rdata->initdata = of_get_regulator_init_data(
584 &pdev->dev, reg_np,
585 ®ulators[i]);
586 rdata->reg_node = reg_np;
587 rdata++;
588 rmode->id = i;
589 if (of_property_read_u32(reg_np, "op_mode",
590 &rmode->mode)) {
591 dev_warn(iodev->dev,
592 "no op_mode property property at %pOF\n",
593 reg_np);
594
595 rmode->mode = S5M8767_OPMODE_NORMAL_MODE;
596 }
597 rmode++;
598 }
599
600 of_node_put(regulators_np);
601
602 if (of_get_property(pmic_np, "s5m8767,pmic-buck2-uses-gpio-dvs", NULL)) {
603 pdata->buck2_gpiodvs = true;
604
605 if (of_property_read_u32_array(pmic_np,
606 "s5m8767,pmic-buck2-dvs-voltage",
607 pdata->buck2_voltage, dvs_voltage_nr)) {
608 dev_err(iodev->dev, "buck2 voltages not specified\n");
609 return -EINVAL;
610 }
611 }
612
613 if (of_get_property(pmic_np, "s5m8767,pmic-buck3-uses-gpio-dvs", NULL)) {
614 pdata->buck3_gpiodvs = true;
615
616 if (of_property_read_u32_array(pmic_np,
617 "s5m8767,pmic-buck3-dvs-voltage",
618 pdata->buck3_voltage, dvs_voltage_nr)) {
619 dev_err(iodev->dev, "buck3 voltages not specified\n");
620 return -EINVAL;
621 }
622 }
623
624 if (of_get_property(pmic_np, "s5m8767,pmic-buck4-uses-gpio-dvs", NULL)) {
625 pdata->buck4_gpiodvs = true;
626
627 if (of_property_read_u32_array(pmic_np,
628 "s5m8767,pmic-buck4-dvs-voltage",
629 pdata->buck4_voltage, dvs_voltage_nr)) {
630 dev_err(iodev->dev, "buck4 voltages not specified\n");
631 return -EINVAL;
632 }
633 }
634
635 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
636 pdata->buck4_gpiodvs) {
637 ret = s5m8767_pmic_dt_parse_dvs_gpio(iodev, pdata, pmic_np);
638 if (ret)
639 return -EINVAL;
640
641 if (of_property_read_u32(pmic_np,
642 "s5m8767,pmic-buck-default-dvs-idx",
643 &pdata->buck_default_idx)) {
644 pdata->buck_default_idx = 0;
645 } else {
646 if (pdata->buck_default_idx >= 8) {
647 pdata->buck_default_idx = 0;
648 dev_info(iodev->dev,
649 "invalid value for default dvs index, use 0\n");
650 }
651 }
652 }
653
654 ret = s5m8767_pmic_dt_parse_ds_gpio(iodev, pdata, pmic_np);
655 if (ret)
656 return -EINVAL;
657
658 if (of_get_property(pmic_np, "s5m8767,pmic-buck2-ramp-enable", NULL))
659 pdata->buck2_ramp_enable = true;
660
661 if (of_get_property(pmic_np, "s5m8767,pmic-buck3-ramp-enable", NULL))
662 pdata->buck3_ramp_enable = true;
663
664 if (of_get_property(pmic_np, "s5m8767,pmic-buck4-ramp-enable", NULL))
665 pdata->buck4_ramp_enable = true;
666
667 if (pdata->buck2_ramp_enable || pdata->buck3_ramp_enable
668 || pdata->buck4_ramp_enable) {
669 if (of_property_read_u32(pmic_np, "s5m8767,pmic-buck-ramp-delay",
670 &pdata->buck_ramp_delay))
671 pdata->buck_ramp_delay = 0;
672 }
673
674 return 0;
675 }
676 #else
677 static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev,
678 struct sec_platform_data *pdata)
679 {
680 return 0;
681 }
682 #endif
683
684 static int s5m8767_pmic_probe(struct platform_device *pdev)
685 {
686 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
687 struct sec_platform_data *pdata = iodev->pdata;
688 struct regulator_config config = { };
689 struct s5m8767_info *s5m8767;
690 int i, ret, buck_init;
691
692 if (!pdata) {
693 dev_err(pdev->dev.parent, "Platform data not supplied\n");
694 return -ENODEV;
695 }
696
697 if (iodev->dev->of_node) {
698 ret = s5m8767_pmic_dt_parse_pdata(pdev, pdata);
699 if (ret)
700 return ret;
701 }
702
703 if (pdata->buck2_gpiodvs) {
704 if (pdata->buck3_gpiodvs || pdata->buck4_gpiodvs) {
705 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
706 return -EINVAL;
707 }
708 }
709
710 if (pdata->buck3_gpiodvs) {
711 if (pdata->buck2_gpiodvs || pdata->buck4_gpiodvs) {
712 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
713 return -EINVAL;
714 }
715 }
716
717 if (pdata->buck4_gpiodvs) {
718 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs) {
719 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
720 return -EINVAL;
721 }
722 }
723
724 s5m8767 = devm_kzalloc(&pdev->dev, sizeof(struct s5m8767_info),
725 GFP_KERNEL);
726 if (!s5m8767)
727 return -ENOMEM;
728
729 s5m8767->dev = &pdev->dev;
730 s5m8767->iodev = iodev;
731 s5m8767->num_regulators = pdata->num_regulators;
732 platform_set_drvdata(pdev, s5m8767);
733
734 s5m8767->buck_gpioindex = pdata->buck_default_idx;
735 s5m8767->buck2_gpiodvs = pdata->buck2_gpiodvs;
736 s5m8767->buck3_gpiodvs = pdata->buck3_gpiodvs;
737 s5m8767->buck4_gpiodvs = pdata->buck4_gpiodvs;
738 s5m8767->buck_gpios[0] = pdata->buck_gpios[0];
739 s5m8767->buck_gpios[1] = pdata->buck_gpios[1];
740 s5m8767->buck_gpios[2] = pdata->buck_gpios[2];
741 s5m8767->buck_ds[0] = pdata->buck_ds[0];
742 s5m8767->buck_ds[1] = pdata->buck_ds[1];
743 s5m8767->buck_ds[2] = pdata->buck_ds[2];
744
745 s5m8767->ramp_delay = pdata->buck_ramp_delay;
746 s5m8767->buck2_ramp = pdata->buck2_ramp_enable;
747 s5m8767->buck3_ramp = pdata->buck3_ramp_enable;
748 s5m8767->buck4_ramp = pdata->buck4_ramp_enable;
749 s5m8767->opmode = pdata->opmode;
750
751 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
752 pdata->buck2_init);
753
754 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK2DVS2,
755 buck_init);
756
757 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
758 pdata->buck3_init);
759
760 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK3DVS2,
761 buck_init);
762
763 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
764 pdata->buck4_init);
765
766 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK4DVS2,
767 buck_init);
768
769 for (i = 0; i < 8; i++) {
770 if (s5m8767->buck2_gpiodvs) {
771 s5m8767->buck2_vol[i] =
772 s5m8767_convert_voltage_to_sel(
773 &buck_voltage_val2,
774 pdata->buck2_voltage[i]);
775 }
776
777 if (s5m8767->buck3_gpiodvs) {
778 s5m8767->buck3_vol[i] =
779 s5m8767_convert_voltage_to_sel(
780 &buck_voltage_val2,
781 pdata->buck3_voltage[i]);
782 }
783
784 if (s5m8767->buck4_gpiodvs) {
785 s5m8767->buck4_vol[i] =
786 s5m8767_convert_voltage_to_sel(
787 &buck_voltage_val2,
788 pdata->buck4_voltage[i]);
789 }
790 }
791
792 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
793 pdata->buck4_gpiodvs) {
794
795 if (!gpio_is_valid(pdata->buck_gpios[0]) ||
796 !gpio_is_valid(pdata->buck_gpios[1]) ||
797 !gpio_is_valid(pdata->buck_gpios[2])) {
798 dev_err(&pdev->dev, "GPIO NOT VALID\n");
799 return -EINVAL;
800 }
801
802 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[0],
803 "S5M8767 SET1");
804 if (ret)
805 return ret;
806
807 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[1],
808 "S5M8767 SET2");
809 if (ret)
810 return ret;
811
812 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[2],
813 "S5M8767 SET3");
814 if (ret)
815 return ret;
816
817
818 gpio_direction_output(pdata->buck_gpios[0],
819 (s5m8767->buck_gpioindex >> 2) & 0x1);
820
821 gpio_direction_output(pdata->buck_gpios[1],
822 (s5m8767->buck_gpioindex >> 1) & 0x1);
823
824 gpio_direction_output(pdata->buck_gpios[2],
825 (s5m8767->buck_gpioindex >> 0) & 0x1);
826 }
827
828 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[0], "S5M8767 DS2");
829 if (ret)
830 return ret;
831
832 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[1], "S5M8767 DS3");
833 if (ret)
834 return ret;
835
836 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[2], "S5M8767 DS4");
837 if (ret)
838 return ret;
839
840
841 gpio_direction_output(pdata->buck_ds[0], 0x0);
842
843 gpio_direction_output(pdata->buck_ds[1], 0x0);
844
845 gpio_direction_output(pdata->buck_ds[2], 0x0);
846
847 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
848 pdata->buck4_gpiodvs) {
849 regmap_update_bits(s5m8767->iodev->regmap_pmic,
850 S5M8767_REG_BUCK2CTRL, 1 << 1,
851 (pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1));
852 regmap_update_bits(s5m8767->iodev->regmap_pmic,
853 S5M8767_REG_BUCK3CTRL, 1 << 1,
854 (pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1));
855 regmap_update_bits(s5m8767->iodev->regmap_pmic,
856 S5M8767_REG_BUCK4CTRL, 1 << 1,
857 (pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1));
858 }
859
860
861 for (i = 0; i < 8; i++) {
862 if (s5m8767->buck2_gpiodvs) {
863 regmap_write(s5m8767->iodev->regmap_pmic,
864 S5M8767_REG_BUCK2DVS1 + i,
865 s5m8767->buck2_vol[i]);
866 }
867
868 if (s5m8767->buck3_gpiodvs) {
869 regmap_write(s5m8767->iodev->regmap_pmic,
870 S5M8767_REG_BUCK3DVS1 + i,
871 s5m8767->buck3_vol[i]);
872 }
873
874 if (s5m8767->buck4_gpiodvs) {
875 regmap_write(s5m8767->iodev->regmap_pmic,
876 S5M8767_REG_BUCK4DVS1 + i,
877 s5m8767->buck4_vol[i]);
878 }
879 }
880
881 if (s5m8767->buck2_ramp)
882 regmap_update_bits(s5m8767->iodev->regmap_pmic,
883 S5M8767_REG_DVSRAMP, 0x08, 0x08);
884
885 if (s5m8767->buck3_ramp)
886 regmap_update_bits(s5m8767->iodev->regmap_pmic,
887 S5M8767_REG_DVSRAMP, 0x04, 0x04);
888
889 if (s5m8767->buck4_ramp)
890 regmap_update_bits(s5m8767->iodev->regmap_pmic,
891 S5M8767_REG_DVSRAMP, 0x02, 0x02);
892
893 if (s5m8767->buck2_ramp || s5m8767->buck3_ramp
894 || s5m8767->buck4_ramp) {
895 unsigned int val;
896 switch (s5m8767->ramp_delay) {
897 case 5:
898 val = S5M8767_DVS_BUCK_RAMP_5;
899 break;
900 case 10:
901 val = S5M8767_DVS_BUCK_RAMP_10;
902 break;
903 case 25:
904 val = S5M8767_DVS_BUCK_RAMP_25;
905 break;
906 case 50:
907 val = S5M8767_DVS_BUCK_RAMP_50;
908 break;
909 case 100:
910 val = S5M8767_DVS_BUCK_RAMP_100;
911 break;
912 default:
913 val = S5M8767_DVS_BUCK_RAMP_10;
914 }
915 regmap_update_bits(s5m8767->iodev->regmap_pmic,
916 S5M8767_REG_DVSRAMP,
917 S5M8767_DVS_BUCK_RAMP_MASK,
918 val << S5M8767_DVS_BUCK_RAMP_SHIFT);
919 }
920
921 for (i = 0; i < pdata->num_regulators; i++) {
922 const struct sec_voltage_desc *desc;
923 int id = pdata->regulators[i].id;
924 int enable_reg, enable_val;
925 struct regulator_dev *rdev;
926
927 desc = reg_voltage_map[id];
928 if (desc) {
929 regulators[id].n_voltages =
930 (desc->max - desc->min) / desc->step + 1;
931 regulators[id].min_uV = desc->min;
932 regulators[id].uV_step = desc->step;
933 regulators[id].vsel_reg =
934 s5m8767_get_vsel_reg(id, s5m8767);
935 if (id < S5M8767_BUCK1)
936 regulators[id].vsel_mask = 0x3f;
937 else
938 regulators[id].vsel_mask = 0xff;
939
940 ret = s5m8767_get_register(s5m8767, id, &enable_reg,
941 &enable_val);
942 if (ret) {
943 dev_err(s5m8767->dev, "error reading registers\n");
944 return ret;
945 }
946 regulators[id].enable_reg = enable_reg;
947 regulators[id].enable_mask = S5M8767_ENCTRL_MASK;
948 regulators[id].enable_val = enable_val;
949 }
950
951 config.dev = s5m8767->dev;
952 config.init_data = pdata->regulators[i].initdata;
953 config.driver_data = s5m8767;
954 config.regmap = iodev->regmap_pmic;
955 config.of_node = pdata->regulators[i].reg_node;
956 config.ena_gpiod = NULL;
957 if (pdata->regulators[i].ext_control_gpiod) {
958
959 s5m8767_regulator_config_ext_control(s5m8767,
960 &pdata->regulators[i], &config);
961
962
963
964
965
966 devm_gpiod_unhinge(s5m8767->dev, config.ena_gpiod);
967 }
968 rdev = devm_regulator_register(&pdev->dev, ®ulators[id],
969 &config);
970 if (IS_ERR(rdev)) {
971 ret = PTR_ERR(rdev);
972 dev_err(s5m8767->dev, "regulator init failed for %d\n",
973 id);
974 return ret;
975 }
976
977 if (pdata->regulators[i].ext_control_gpiod) {
978 ret = s5m8767_enable_ext_control(s5m8767, rdev);
979 if (ret < 0) {
980 dev_err(s5m8767->dev,
981 "failed to enable gpio control over %s: %d\n",
982 rdev->desc->name, ret);
983 return ret;
984 }
985 }
986 }
987
988 return 0;
989 }
990
991 static const struct platform_device_id s5m8767_pmic_id[] = {
992 { "s5m8767-pmic", 0},
993 { },
994 };
995 MODULE_DEVICE_TABLE(platform, s5m8767_pmic_id);
996
997 static struct platform_driver s5m8767_pmic_driver = {
998 .driver = {
999 .name = "s5m8767-pmic",
1000 },
1001 .probe = s5m8767_pmic_probe,
1002 .id_table = s5m8767_pmic_id,
1003 };
1004
1005 static int __init s5m8767_pmic_init(void)
1006 {
1007 return platform_driver_register(&s5m8767_pmic_driver);
1008 }
1009 subsys_initcall(s5m8767_pmic_init);
1010
1011 static void __exit s5m8767_pmic_exit(void)
1012 {
1013 platform_driver_unregister(&s5m8767_pmic_driver);
1014 }
1015 module_exit(s5m8767_pmic_exit);
1016
1017
1018 MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
1019 MODULE_DESCRIPTION("SAMSUNG S5M8767 Regulator Driver");
1020 MODULE_LICENSE("GPL");