This source file includes following definitions.
- pci_mcfg_quirk_matches
- pci_mcfg_apply_quirks
- pci_mcfg_lookup
- pci_mcfg_parse
- pci_mmcfg_late_init
1
2
3
4
5
6
7
8
9 #define pr_fmt(fmt) "ACPI: " fmt
10
11 #include <linux/kernel.h>
12 #include <linux/pci.h>
13 #include <linux/pci-acpi.h>
14 #include <linux/pci-ecam.h>
15
16
17 struct mcfg_entry {
18 struct list_head list;
19 phys_addr_t addr;
20 u16 segment;
21 u8 bus_start;
22 u8 bus_end;
23 };
24
25 #ifdef CONFIG_PCI_QUIRKS
26 struct mcfg_fixup {
27 char oem_id[ACPI_OEM_ID_SIZE + 1];
28 char oem_table_id[ACPI_OEM_TABLE_ID_SIZE + 1];
29 u32 oem_revision;
30 u16 segment;
31 struct resource bus_range;
32 struct pci_ecam_ops *ops;
33 struct resource cfgres;
34 };
35
36 #define MCFG_BUS_RANGE(start, end) DEFINE_RES_NAMED((start), \
37 ((end) - (start) + 1), \
38 NULL, IORESOURCE_BUS)
39 #define MCFG_BUS_ANY MCFG_BUS_RANGE(0x0, 0xff)
40
41 static struct mcfg_fixup mcfg_quirks[] = {
42
43
44 #define AL_ECAM(table_id, rev, seg, ops) \
45 { "AMAZON", table_id, rev, seg, MCFG_BUS_ANY, ops }
46
47 AL_ECAM("GRAVITON", 0, 0, &al_pcie_ops),
48 AL_ECAM("GRAVITON", 0, 1, &al_pcie_ops),
49 AL_ECAM("GRAVITON", 0, 2, &al_pcie_ops),
50 AL_ECAM("GRAVITON", 0, 3, &al_pcie_ops),
51 AL_ECAM("GRAVITON", 0, 4, &al_pcie_ops),
52 AL_ECAM("GRAVITON", 0, 5, &al_pcie_ops),
53 AL_ECAM("GRAVITON", 0, 6, &al_pcie_ops),
54 AL_ECAM("GRAVITON", 0, 7, &al_pcie_ops),
55
56 #define QCOM_ECAM32(seg) \
57 { "QCOM ", "QDF2432 ", 1, seg, MCFG_BUS_ANY, &pci_32b_ops }
58
59 QCOM_ECAM32(0),
60 QCOM_ECAM32(1),
61 QCOM_ECAM32(2),
62 QCOM_ECAM32(3),
63 QCOM_ECAM32(4),
64 QCOM_ECAM32(5),
65 QCOM_ECAM32(6),
66 QCOM_ECAM32(7),
67
68 #define HISI_QUAD_DOM(table_id, seg, ops) \
69 { "HISI ", table_id, 0, (seg) + 0, MCFG_BUS_ANY, ops }, \
70 { "HISI ", table_id, 0, (seg) + 1, MCFG_BUS_ANY, ops }, \
71 { "HISI ", table_id, 0, (seg) + 2, MCFG_BUS_ANY, ops }, \
72 { "HISI ", table_id, 0, (seg) + 3, MCFG_BUS_ANY, ops }
73
74 HISI_QUAD_DOM("HIP05 ", 0, &hisi_pcie_ops),
75 HISI_QUAD_DOM("HIP06 ", 0, &hisi_pcie_ops),
76 HISI_QUAD_DOM("HIP07 ", 0, &hisi_pcie_ops),
77 HISI_QUAD_DOM("HIP07 ", 4, &hisi_pcie_ops),
78 HISI_QUAD_DOM("HIP07 ", 8, &hisi_pcie_ops),
79 HISI_QUAD_DOM("HIP07 ", 12, &hisi_pcie_ops),
80
81 #define THUNDER_PEM_RES(addr, node) \
82 DEFINE_RES_MEM((addr) + ((u64) (node) << 44), 0x39 * SZ_16M)
83
84 #define THUNDER_PEM_QUIRK(rev, node) \
85 { "CAVIUM", "THUNDERX", rev, 4 + (10 * (node)), MCFG_BUS_ANY, \
86 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x88001f000000UL, node) }, \
87 { "CAVIUM", "THUNDERX", rev, 5 + (10 * (node)), MCFG_BUS_ANY, \
88 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x884057000000UL, node) }, \
89 { "CAVIUM", "THUNDERX", rev, 6 + (10 * (node)), MCFG_BUS_ANY, \
90 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x88808f000000UL, node) }, \
91 { "CAVIUM", "THUNDERX", rev, 7 + (10 * (node)), MCFG_BUS_ANY, \
92 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x89001f000000UL, node) }, \
93 { "CAVIUM", "THUNDERX", rev, 8 + (10 * (node)), MCFG_BUS_ANY, \
94 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x894057000000UL, node) }, \
95 { "CAVIUM", "THUNDERX", rev, 9 + (10 * (node)), MCFG_BUS_ANY, \
96 &thunder_pem_ecam_ops, THUNDER_PEM_RES(0x89808f000000UL, node) }
97
98 #define THUNDER_ECAM_QUIRK(rev, seg) \
99 { "CAVIUM", "THUNDERX", rev, seg, MCFG_BUS_ANY, \
100 &pci_thunder_ecam_ops }
101
102
103 THUNDER_PEM_QUIRK(1, 0),
104 THUNDER_PEM_QUIRK(1, 1),
105 THUNDER_ECAM_QUIRK(1, 10),
106
107
108 THUNDER_PEM_QUIRK(2, 0),
109 THUNDER_PEM_QUIRK(2, 1),
110 THUNDER_ECAM_QUIRK(2, 0),
111 THUNDER_ECAM_QUIRK(2, 1),
112 THUNDER_ECAM_QUIRK(2, 2),
113 THUNDER_ECAM_QUIRK(2, 3),
114 THUNDER_ECAM_QUIRK(2, 10),
115 THUNDER_ECAM_QUIRK(2, 11),
116 THUNDER_ECAM_QUIRK(2, 12),
117 THUNDER_ECAM_QUIRK(2, 13),
118
119 #define XGENE_V1_ECAM_MCFG(rev, seg) \
120 {"APM ", "XGENE ", rev, seg, MCFG_BUS_ANY, \
121 &xgene_v1_pcie_ecam_ops }
122
123 #define XGENE_V2_ECAM_MCFG(rev, seg) \
124 {"APM ", "XGENE ", rev, seg, MCFG_BUS_ANY, \
125 &xgene_v2_pcie_ecam_ops }
126
127
128 XGENE_V1_ECAM_MCFG(1, 0),
129 XGENE_V1_ECAM_MCFG(1, 1),
130 XGENE_V1_ECAM_MCFG(1, 2),
131 XGENE_V1_ECAM_MCFG(1, 3),
132 XGENE_V1_ECAM_MCFG(1, 4),
133 XGENE_V1_ECAM_MCFG(2, 0),
134 XGENE_V1_ECAM_MCFG(2, 1),
135 XGENE_V1_ECAM_MCFG(2, 2),
136 XGENE_V1_ECAM_MCFG(2, 3),
137 XGENE_V1_ECAM_MCFG(2, 4),
138
139 XGENE_V2_ECAM_MCFG(3, 0),
140 XGENE_V2_ECAM_MCFG(3, 1),
141
142 XGENE_V2_ECAM_MCFG(4, 0),
143 XGENE_V2_ECAM_MCFG(4, 1),
144 XGENE_V2_ECAM_MCFG(4, 2),
145 };
146
147 static char mcfg_oem_id[ACPI_OEM_ID_SIZE];
148 static char mcfg_oem_table_id[ACPI_OEM_TABLE_ID_SIZE];
149 static u32 mcfg_oem_revision;
150
151 static int pci_mcfg_quirk_matches(struct mcfg_fixup *f, u16 segment,
152 struct resource *bus_range)
153 {
154 if (!memcmp(f->oem_id, mcfg_oem_id, ACPI_OEM_ID_SIZE) &&
155 !memcmp(f->oem_table_id, mcfg_oem_table_id,
156 ACPI_OEM_TABLE_ID_SIZE) &&
157 f->oem_revision == mcfg_oem_revision &&
158 f->segment == segment &&
159 resource_contains(&f->bus_range, bus_range))
160 return 1;
161
162 return 0;
163 }
164 #endif
165
166 static void pci_mcfg_apply_quirks(struct acpi_pci_root *root,
167 struct resource *cfgres,
168 struct pci_ecam_ops **ecam_ops)
169 {
170 #ifdef CONFIG_PCI_QUIRKS
171 u16 segment = root->segment;
172 struct resource *bus_range = &root->secondary;
173 struct mcfg_fixup *f;
174 int i;
175
176 for (i = 0, f = mcfg_quirks; i < ARRAY_SIZE(mcfg_quirks); i++, f++) {
177 if (pci_mcfg_quirk_matches(f, segment, bus_range)) {
178 if (f->cfgres.start)
179 *cfgres = f->cfgres;
180 if (f->ops)
181 *ecam_ops = f->ops;
182 dev_info(&root->device->dev, "MCFG quirk: ECAM at %pR for %pR with %ps\n",
183 cfgres, bus_range, *ecam_ops);
184 return;
185 }
186 }
187 #endif
188 }
189
190
191 static LIST_HEAD(pci_mcfg_list);
192
193 int pci_mcfg_lookup(struct acpi_pci_root *root, struct resource *cfgres,
194 struct pci_ecam_ops **ecam_ops)
195 {
196 struct pci_ecam_ops *ops = &pci_generic_ecam_ops;
197 struct resource *bus_res = &root->secondary;
198 u16 seg = root->segment;
199 struct mcfg_entry *e;
200 struct resource res;
201
202
203 if (root->mcfg_addr)
204 goto skip_lookup;
205
206
207
208
209 list_for_each_entry(e, &pci_mcfg_list, list) {
210 if (e->segment == seg && e->bus_start <= bus_res->start &&
211 e->bus_end >= bus_res->end) {
212 root->mcfg_addr = e->addr;
213 }
214
215 }
216
217 skip_lookup:
218 memset(&res, 0, sizeof(res));
219 if (root->mcfg_addr) {
220 res.start = root->mcfg_addr + (bus_res->start << 20);
221 res.end = res.start + (resource_size(bus_res) << 20) - 1;
222 res.flags = IORESOURCE_MEM;
223 }
224
225
226
227
228
229
230
231 pci_mcfg_apply_quirks(root, &res, &ops);
232 if (!res.start)
233 return -ENXIO;
234
235 *cfgres = res;
236 *ecam_ops = ops;
237 return 0;
238 }
239
240 static __init int pci_mcfg_parse(struct acpi_table_header *header)
241 {
242 struct acpi_table_mcfg *mcfg;
243 struct acpi_mcfg_allocation *mptr;
244 struct mcfg_entry *e, *arr;
245 int i, n;
246
247 if (header->length < sizeof(struct acpi_table_mcfg))
248 return -EINVAL;
249
250 n = (header->length - sizeof(struct acpi_table_mcfg)) /
251 sizeof(struct acpi_mcfg_allocation);
252 mcfg = (struct acpi_table_mcfg *)header;
253 mptr = (struct acpi_mcfg_allocation *) &mcfg[1];
254
255 arr = kcalloc(n, sizeof(*arr), GFP_KERNEL);
256 if (!arr)
257 return -ENOMEM;
258
259 for (i = 0, e = arr; i < n; i++, mptr++, e++) {
260 e->segment = mptr->pci_segment;
261 e->addr = mptr->address;
262 e->bus_start = mptr->start_bus_number;
263 e->bus_end = mptr->end_bus_number;
264 list_add(&e->list, &pci_mcfg_list);
265 }
266
267 #ifdef CONFIG_PCI_QUIRKS
268
269 memcpy(mcfg_oem_id, header->oem_id, ACPI_OEM_ID_SIZE);
270 memcpy(mcfg_oem_table_id, header->oem_table_id, ACPI_OEM_TABLE_ID_SIZE);
271 mcfg_oem_revision = header->oem_revision;
272 #endif
273
274 pr_info("MCFG table detected, %d entries\n", n);
275 return 0;
276 }
277
278
279 void __init pci_mmcfg_late_init(void)
280 {
281 int err = acpi_table_parse(ACPI_SIG_MCFG, pci_mcfg_parse);
282 if (err)
283 pr_err("Failed to parse MCFG (%d)\n", err);
284 }