Home
last modified time | relevance | path

Searched refs:A20R_PT_CLOCK_BASE (Results 1 – 2 of 2) sorted by relevance

/linux-4.1.27/arch/mips/sni/
Dtime.c22 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 12) = 0x34; in a20r_set_mode()
24 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 0) = SNI_COUNTER0_DIV; in a20r_set_mode()
26 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 0) = SNI_COUNTER0_DIV >> 8; in a20r_set_mode()
29 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 12) = 0xb4; in a20r_set_mode()
31 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 8) = SNI_COUNTER2_DIV; in a20r_set_mode()
33 *(volatile u8 *)(A20R_PT_CLOCK_BASE + 8) = SNI_COUNTER2_DIV >> 8; in a20r_set_mode()
/linux-4.1.27/arch/mips/include/asm/
Dsni.h140 #define A20R_PT_CLOCK_BASE CKSEG1ADDR(0xbc040000) macro