Home
last modified time | relevance | path

Searched refs:FW_BLC_SELF (Results 1 – 5 of 5) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/gma500/
Dcdv_intel_display.c479 if (REG_READ(FW_BLC_SELF) & FW_BLC_SELF_EN) { in cdv_disable_sr()
482 REG_WRITE(FW_BLC_SELF, (REG_READ(FW_BLC_SELF) & ~FW_BLC_SELF_EN)); in cdv_disable_sr()
483 REG_READ(FW_BLC_SELF); in cdv_disable_sr()
542 REG_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN); in cdv_update_wm()
543 REG_READ(FW_BLC_SELF); in cdv_update_wm()
Dpsb_intel_reg.h610 #define FW_BLC_SELF 0x20e0 macro
/linux-4.1.27/drivers/gpu/drm/i915/
Dintel_pm.c317 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0); in intel_set_memory_cxsr()
325 I915_WRITE(FW_BLC_SELF, val); in intel_set_memory_cxsr()
1365 I915_WRITE(FW_BLC_SELF, in i9xx_update_wm()
1368 I915_WRITE(FW_BLC_SELF, srwm & 0x3f); in i9xx_update_wm()
Di915_debugfs.c1672 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; in i915_sr_status()
Di915_reg.h1428 #define FW_BLC_SELF 0x020e0 /* 915+ only */ macro