Searched refs:MCLK_PWRMGT_CNTL (Results 1 – 16 of 16) sorted by relevance
| /linux-4.1.27/drivers/gpu/drm/radeon/ |
| D | rv740d.h | 66 #define MCLK_PWRMGT_CNTL 0x648 macro
|
| D | rv6xxd.h | 47 #define MCLK_PWRMGT_CNTL 0x624 macro
|
| D | rv740_dpm.c | 309 RREG32(MCLK_PWRMGT_CNTL); in rv740_read_clock_registers()
|
| D | rv770d.h | 171 #define MCLK_PWRMGT_CNTL 0x648 macro
|
| D | r600_dpm.c | 311 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); in r600_enable_mclk_control()
313 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); in r600_enable_mclk_control()
|
| D | rv770_dpm.c | 184 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); in rv770_start_dpm()
202 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); in rv770_stop_dpm()
1540 RREG32(MCLK_PWRMGT_CNTL); in rv770_read_clock_registers()
|
| D | nid.h | 606 #define MCLK_PWRMGT_CNTL 0x648 macro
|
| D | rv6xx_dpm.c | 992 WREG32_P(MCLK_PWRMGT_CNTL, USE_DISPLAY_GAP, ~USE_DISPLAY_GAP); in rv6xx_enable_display_gap()
994 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~USE_DISPLAY_GAP); in rv6xx_enable_display_gap()
|
| D | cypress_dpm.c | 257 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); in cypress_enable_mclk_control()
259 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); in cypress_enable_mclk_control()
|
| D | sid.h | 596 #define MCLK_PWRMGT_CNTL 0x2ba0 macro
|
| D | cikd.h | 723 #define MCLK_PWRMGT_CNTL 0x2ba0 macro
|
| D | evergreend.h | 151 #define MCLK_PWRMGT_CNTL 0x648 macro
|
| D | r600d.h | 1325 #define MCLK_PWRMGT_CNTL 0x624 macro
|
| D | ni_dpm.c | 1193 ni_pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); in ni_read_clock_registers()
|
| D | si_dpm.c | 3517 si_pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); in si_read_clock_registers()
|
| D | ci_dpm.c | 1857 pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL); in ci_read_clock_registers()
|