Home
last modified time | relevance | path

Searched refs:NV03_PFIFO_CACHE1_PUSH1 (Results 1 – 5 of 5) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Dnv04.c208 chid = nv_rd32(priv, NV03_PFIFO_CACHE1_PUSH1) & priv->base.max; in nv04_fifo_chan_fini()
230 nv_wr32(priv, NV03_PFIFO_CACHE1_PUSH1, priv->base.max); in nv04_fifo_chan_fini()
512 chid = nv_rd32(priv, NV03_PFIFO_CACHE1_PUSH1) & priv->base.max; in nv04_fifo_intr()
615 nv_wr32(priv, NV03_PFIFO_CACHE1_PUSH1, priv->base.max); in nv04_fifo_init()
Dnv04.h36 #define NV03_PFIFO_CACHE1_PUSH1 0x00003204 macro
Dnv17.c195 nv_wr32(priv, NV03_PFIFO_CACHE1_PUSH1, priv->base.max); in nv17_fifo_init()
Dnv40.c336 nv_wr32(priv, NV03_PFIFO_CACHE1_PUSH1, priv->base.max); in nv40_fifo_init()
/linux-4.1.27/drivers/gpu/drm/nouveau/
Dnouveau_reg.h471 #define NV03_PFIFO_CACHE1_PUSH1 0x00003204 macro