Home
last modified time | relevance | path

Searched refs:SRC_FSYS (Results 1 – 6 of 6) sorted by relevance

/linux-4.1.27/drivers/clk/samsung/
Dclk-exynos5410.c44 #define SRC_FSYS 0x10244 macro
98 MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4),
99 MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4),
100 MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4),
Dclk-exynos4.c53 #define SRC_FSYS 0xc240 macro
220 SRC_FSYS,
598 MUX(0, "mout_mmc0", group1_p4210, SRC_FSYS, 0, 4),
599 MUX(0, "mout_mmc1", group1_p4210, SRC_FSYS, 4, 4),
600 MUX(0, "mout_mmc2", group1_p4210, SRC_FSYS, 8, 4),
601 MUX(0, "mout_mmc3", group1_p4210, SRC_FSYS, 12, 4),
602 MUX(0, "mout_mmc4", group1_p4210, SRC_FSYS, 16, 4),
603 MUX(0, "mout_sata", sclk_ampll_p4210, SRC_FSYS, 24, 1),
653 MUX(0, "mout_sata", sclk_ampll_p4x12, SRC_FSYS, 24, 1),
675 MUX(0, "mout_mmc0", group1_p4x12, SRC_FSYS, 0, 4),
[all …]
Dclk-exynos5250.c50 #define SRC_FSYS 0x10244 macro
134 SRC_FSYS,
340 MUX(0, "mout_mmc0", mout_group1_p, SRC_FSYS, 0, 4),
341 MUX(0, "mout_mmc1", mout_group1_p, SRC_FSYS, 4, 4),
342 MUX(0, "mout_mmc2", mout_group1_p, SRC_FSYS, 8, 4),
343 MUX(0, "mout_mmc3", mout_group1_p, SRC_FSYS, 12, 4),
344 MUX(0, "mout_sata", mout_aclk200_p, SRC_FSYS, 24, 1),
345 MUX(0, "mout_usb3", mout_usb3_p, SRC_FSYS, 28, 1),
Dclk-exynos5420.c65 #define SRC_FSYS 0x10244 macro
186 SRC_FSYS,
749 MUX(0, "mout_usbd301", mout_group2_p, SRC_FSYS, 4, 3),
750 MUX(0, "mout_mmc0", mout_group2_p, SRC_FSYS, 8, 3),
751 MUX(0, "mout_mmc1", mout_group2_p, SRC_FSYS, 12, 3),
752 MUX(0, "mout_mmc2", mout_group2_p, SRC_FSYS, 16, 3),
753 MUX(0, "mout_usbd300", mout_group2_p, SRC_FSYS, 20, 3),
754 MUX(0, "mout_unipro", mout_group2_p, SRC_FSYS, 24, 3),
755 MUX(0, "mout_mphy_refclk", mout_group2_p, SRC_FSYS, 28, 3),
Dclk-exynos4415.c58 #define SRC_FSYS 0xc240 macro
150 SRC_FSYS,
377 MUX(CLK_MOUT_TSADC, "mout_tsadc", group_sclk_p, SRC_FSYS, 28, 4),
378 MUX(CLK_MOUT_MMC2, "mout_mmc2", group_sclk_p, SRC_FSYS, 8, 4),
379 MUX(CLK_MOUT_MMC1, "mout_mmc1", group_sclk_p, SRC_FSYS, 4, 4),
380 MUX(CLK_MOUT_MMC0, "mout_mmc0", group_sclk_p, SRC_FSYS, 0, 4),
Dclk-exynos3250.c44 #define SRC_FSYS 0xc240 macro
128 SRC_FSYS,
305 MUX(CLK_MOUT_TSADC, "mout_tsadc", group_sclk_p, SRC_FSYS, 28, 4),
306 MUX(CLK_MOUT_MMC1, "mout_mmc1", group_sclk_p, SRC_FSYS, 4, 4),
307 MUX(CLK_MOUT_MMC0, "mout_mmc0", group_sclk_p, SRC_FSYS, 0, 4),