Home
last modified time | relevance | path

Searched refs:XCHAL_ICACHE_LINEWIDTH (Results 1 – 5 of 5) sorted by relevance

/linux-4.1.27/arch/xtensa/include/asm/
Dcacheasm.h86 __loop_cache_all \ar \at iiu XCHAL_ICACHE_SIZE XCHAL_ICACHE_LINEWIDTH
116 XCHAL_ICACHE_LINEWIDTH
145 __loop_cache_range \ar \as \at ihi XCHAL_ICACHE_LINEWIDTH
174 __loop_cache_page \ar \as ihi XCHAL_ICACHE_LINEWIDTH
Dcache.h23 #define ICACHE_WAY_SHIFT (XCHAL_ICACHE_SETWIDTH + XCHAL_ICACHE_LINEWIDTH)
/linux-4.1.27/arch/xtensa/variants/fsf/include/variant/
Dcore.h116 #define XCHAL_ICACHE_LINEWIDTH 4 /* log2(I line size in bytes) */ macro
/linux-4.1.27/arch/xtensa/variants/dc232b/include/variant/
Dcore.h123 #define XCHAL_ICACHE_LINEWIDTH 5 /* log2(I line size in bytes) */ macro
/linux-4.1.27/arch/xtensa/variants/dc233c/include/variant/
Dcore.h162 #define XCHAL_ICACHE_LINEWIDTH 5 /* log2(I line size in bytes) */ macro