Home
last modified time | relevance | path

Searched refs:cg_spll_func_cntl_2 (Results 1 – 11 of 11) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/radeon/
Drv730_dpm.c47 u32 spll_func_cntl_2 = pi->clk_regs.rv730.cg_spll_func_cntl_2; in rv730_populate_sclk_value()
204 pi->clk_regs.rv730.cg_spll_func_cntl_2 = in rv730_read_clock_registers()
288 spll_func_cntl_2 = pi->clk_regs.rv730.cg_spll_func_cntl_2; in rv730_populate_smc_acpi_state()
348 cpu_to_be32(pi->clk_regs.rv730.cg_spll_func_cntl_2); in rv730_populate_smc_initial_state()
Drv740_dpm.c127 u32 spll_func_cntl_2 = pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv740_populate_sclk_value()
291 pi->clk_regs.rv770.cg_spll_func_cntl_2 = in rv740_read_clock_registers()
324 u32 spll_func_cntl_2 = pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv740_populate_smc_acpi_state()
Drv770_dpm.h30 u32 cg_spll_func_cntl_2; member
46 u32 cg_spll_func_cntl_2; member
Dsi_dpm.h91 u32 cg_spll_func_cntl_2; member
Dni_dpm.h32 u32 cg_spll_func_cntl_2; member
Dci_dpm.h128 u32 cg_spll_func_cntl_2; member
Drv770_dpm.c493 pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv770_populate_sclk_value()
931 pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv770_populate_smc_acpi_state()
1055 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_2); in rv770_populate_smc_initial_state()
1523 pi->clk_regs.rv770.cg_spll_func_cntl_2 = in rv770_read_clock_registers()
Dni_dpm.c1184 ni_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2); in ni_read_clock_registers()
1714 cpu_to_be32(ni_pi->clock_registers.cg_spll_func_cntl_2); in ni_populate_smc_initial_state()
1803 u32 spll_func_cntl_2 = ni_pi->clock_registers.cg_spll_func_cntl_2; in ni_populate_smc_acpi_state()
2006 u32 spll_func_cntl_2 = ni_pi->clock_registers.cg_spll_func_cntl_2; in ni_calculate_sclk_params()
Dcypress_dpm.c1267 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_2); in cypress_populate_smc_initial_state()
1346 pi->clk_regs.rv770.cg_spll_func_cntl_2; in cypress_populate_smc_acpi_state()
Dsi_dpm.c3511 si_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2); in si_read_clock_registers()
4340 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_2); in si_populate_smc_initial_state()
4434 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_populate_smc_acpi_state()
4728 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_calculate_sclk_params()
Dci_dpm.c1846 pi->clock_registers.cg_spll_func_cntl_2 = in ci_read_clock_registers()
2966 u32 spll_func_cntl_2 = pi->clock_registers.cg_spll_func_cntl_2; in ci_populate_smc_acpi_level()