Home
last modified time | relevance | path

Searched refs:vbt (Results 1 – 23 of 23) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/i915/
Dintel_bios.c225 dev_priv->vbt.lvds_dither = lvds_options->pixel_dither; in parse_lfp_panel_data()
240 dev_priv->vbt.drrs_type = STATIC_DRRS_SUPPORT; in parse_lfp_panel_data()
244 dev_priv->vbt.drrs_type = SEAMLESS_DRRS_SUPPORT; in parse_lfp_panel_data()
248 dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED; in parse_lfp_panel_data()
261 dev_priv->vbt.lvds_vbt = 1; in parse_lfp_panel_data()
273 dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode; in parse_lfp_panel_data()
309 dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val; in parse_lfp_panel_data()
311 dev_priv->vbt.bios_lvds_val); in parse_lfp_panel_data()
334 dev_priv->vbt.backlight.present = entry->type == BDB_BACKLIGHT_TYPE_PWM; in parse_lfp_backlight()
335 if (!dev_priv->vbt.backlight.present) { in parse_lfp_backlight()
[all …]
Dintel_dsi_panel_vbt.c309 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_ASSERT_RESET]; in vbt_panel_prepare()
312 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_INIT_OTP]; in vbt_panel_prepare()
326 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DEASSERT_RESET]; in vbt_panel_unprepare()
340 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DISPLAY_ON]; in vbt_panel_enable()
354 sequence = dev_priv->vbt.dsi.sequence[MIPI_SEQ_DISPLAY_OFF]; in vbt_panel_disable()
371 mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); in vbt_panel_get_modes()
394 struct mipi_config *mipi_config = dev_priv->vbt.dsi.config; in vbt_panel_init()
395 struct mipi_pps_data *pps = dev_priv->vbt.dsi.pps; in vbt_panel_init()
396 struct drm_display_mode *mode = dev_priv->vbt.lfp_lvds_vbt_mode; in vbt_panel_init()
Dintel_lvds.c769 if (!dev_priv->vbt.child_dev_num) in lvds_is_present_in_vbt()
772 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in lvds_is_present_in_vbt()
773 union child_device_config *uchild = dev_priv->vbt.child_dev + i; in lvds_is_present_in_vbt()
800 if (dev_priv->opregion.vbt) in lvds_is_present_in_vbt()
882 val = dev_priv->vbt.bios_lvds_val; in compute_is_dual_link_lvds()
954 if (dev_priv->vbt.edp_support) { in intel_lvds_init()
1093 if (dev_priv->vbt.lfp_lvds_vbt_mode) { in intel_lvds_init()
1095 drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode); in intel_lvds_init()
1097 fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); in intel_lvds_init()
Dintel_dp.c1385 if (dev_priv->vbt.edp_bpp && dev_priv->vbt.edp_bpp < bpp) { in intel_dp_compute_config()
1387 dev_priv->vbt.edp_bpp); in intel_dp_compute_config()
1388 bpp = dev_priv->vbt.edp_bpp; in intel_dp_compute_config()
2274 if (is_edp(intel_dp) && dev_priv->vbt.edp_bpp && in intel_dp_get_config()
2275 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_dp_get_config()
2290 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_dp_get_config()
2291 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_dp_get_config()
2887 if (dev_priv->vbt.edp_low_vswing && port == PORT_A) in intel_dp_voltage_max()
4763 if (!dev_priv->vbt.child_dev_num) in intel_dp_is_edp()
4766 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in intel_dp_is_edp()
[all …]
Dintel_ddi.c198 int hdmi_level = dev_priv->vbt.ddi_port_info[port].hdmi_level_shift; in intel_prepare_ddi_buffers()
209 if (dev_priv->vbt.edp_low_vswing) { in intel_prepare_ddi_buffers()
2147 if (encoder->type == INTEL_OUTPUT_EDP && dev_priv->vbt.edp_bpp && in intel_ddi_get_config()
2148 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { in intel_ddi_get_config()
2163 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); in intel_ddi_get_config()
2164 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; in intel_ddi_get_config()
2235 init_hdmi = (dev_priv->vbt.ddi_port_info[port].supports_dvi || in intel_ddi_init()
2236 dev_priv->vbt.ddi_port_info[port].supports_hdmi); in intel_ddi_init()
2237 init_dp = dev_priv->vbt.ddi_port_info[port].supports_dp; in intel_ddi_init()
Di915_dma.c1052 if (dev_priv->vbt.child_dev && dev_priv->vbt.child_dev_num) { in i915_driver_unload()
1053 kfree(dev_priv->vbt.child_dev); in i915_driver_unload()
1054 dev_priv->vbt.child_dev = NULL; in i915_driver_unload()
1055 dev_priv->vbt.child_dev_num = 0; in i915_driver_unload()
Dintel_psr.c240 uint32_t idle_frames = dev_priv->vbt.psr.idle_frames ? in hsw_psr_enable_source()
241 dev_priv->vbt.psr.idle_frames + 1 : 2; in hsw_psr_enable_source()
357 dev_priv->psr.link_standby = dev_priv->vbt.psr.full_link; in intel_psr_enable()
Dintel_dsi.c996 if (!dev_priv->vbt.has_mipi) in intel_dsi_init()
1039 if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIA) { in intel_dsi_init()
1042 } else if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIC) { in intel_dsi_init()
1047 if (dev_priv->vbt.dsi.config->dual_link) in intel_dsi_init()
Dintel_tv.c1545 if (!dev_priv->vbt.child_dev_num) in tv_is_present_in_vbt()
1549 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { in tv_is_present_in_vbt()
1550 p_child = dev_priv->vbt.child_dev + i; in tv_is_present_in_vbt()
1593 if (!dev_priv->vbt.int_tv_support) in intel_tv_init()
Dintel_opregion.c792 opregion->vbt = NULL; in intel_opregion_fini()
888 opregion->vbt = base + OPREGION_VBT_OFFSET; in intel_opregion_setup()
Dintel_panel.c1143 min = clamp_t(int, dev_priv->vbt.backlight.min_brightness, 0, 64); in get_backlight_min_vbt()
1144 if (min != dev_priv->vbt.backlight.min_brightness) { in get_backlight_min_vbt()
1146 dev_priv->vbt.backlight.min_brightness, min); in get_backlight_min_vbt()
1318 if (!dev_priv->vbt.backlight.present) { in intel_panel_setup_backlight()
Dintel_crt.c512 i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); in intel_crt_detect_ddc()
750 i2c = intel_gmbus_get_adapter(dev_priv, dev_priv->vbt.crt_ddc_pin); in intel_crt_get_modes()
Dintel_sdvo.c1666 dev_priv->vbt.crt_ddc_pin)); in intel_sdvo_get_analog_edid()
1955 if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) { in intel_sdvo_get_lvds_modes()
1957 dev_priv->vbt.sdvo_lvds_vbt_mode); in intel_sdvo_get_lvds_modes()
Dintel_display.c6025 return dev_priv->vbt.lvds_use_ssc in intel_panel_use_ssc()
6042 refclk = dev_priv->vbt.lvds_ssc_freq; in i9xx_get_refclk()
7157 has_ck505 = dev_priv->vbt.display_clock_mode; in ironlake_init_pch_refclk()
7511 dev_priv->vbt.lvds_ssc_freq); in ironlake_get_refclk()
7512 return dev_priv->vbt.lvds_ssc_freq; in ironlake_get_refclk()
7782 dev_priv->vbt.lvds_ssc_freq == 100000) || in ironlake_compute_dpll()
9210 return dev_priv->vbt.lvds_ssc_freq; in i9xx_pll_refclk()
13038 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support) in intel_crt_present()
13800 if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) { in intel_modeset_init()
13803 dev_priv->vbt.lvds_use_ssc ? "en" : "dis"); in intel_modeset_init()
[all …]
Di915_drv.h381 void __iomem *vbt; member
1643 struct intel_vbt_data vbt; member
Di915_debugfs.c2912 if (dev_priv->vbt.drrs_type == STATIC_DRRS_SUPPORT) in drrs_status_per_crtc()
2914 else if (dev_priv->vbt.drrs_type == SEAMLESS_DRRS_SUPPORT) in drrs_status_per_crtc()
2916 else if (dev_priv->vbt.drrs_type == DRRS_NOT_SUPPORTED) in drrs_status_per_crtc()
Dintel_pm.c5922 if (dev_priv->vbt.fdi_rx_polarity_inverted) in cpt_init_clock_gating()
/linux-4.1.27/drivers/gpu/drm/gma500/
Dmid_bios.c142 static int read_vbt_r0(u32 addr, struct vbt_r0 *vbt) in read_vbt_r0() argument
146 vbt_virtual = ioremap(addr, sizeof(*vbt)); in read_vbt_r0()
150 memcpy_fromio(vbt, vbt_virtual, sizeof(*vbt)); in read_vbt_r0()
156 static int read_vbt_r10(u32 addr, struct vbt_r10 *vbt) in read_vbt_r10() argument
160 vbt_virtual = ioremap(addr, sizeof(*vbt)); in read_vbt_r10()
164 memcpy_fromio(vbt, vbt_virtual, sizeof(*vbt)); in read_vbt_r10()
172 struct vbt_r0 vbt; in mid_get_vbt_data_r0() local
177 if (read_vbt_r0(addr, &vbt)) in mid_get_vbt_data_r0()
180 gct_virtual = ioremap(addr + sizeof(vbt), vbt.size - sizeof(vbt)); in mid_get_vbt_data_r0()
200 struct vbt_r0 vbt; in mid_get_vbt_data_r1() local
[all …]
Dintel_bios.c530 struct vbt_header *vbt = NULL; in psb_intel_init_bios() local
540 if (dev_priv->opregion.vbt) { in psb_intel_init_bios()
541 struct vbt_header *vbt = dev_priv->opregion.vbt; in psb_intel_init_bios() local
542 if (memcmp(vbt->signature, "$VBT", 4) == 0) { in psb_intel_init_bios()
544 vbt->signature); in psb_intel_init_bios()
545 bdb = (struct bdb_header *)((char *)vbt + vbt->bdb_offset); in psb_intel_init_bios()
547 dev_priv->opregion.vbt = NULL; in psb_intel_init_bios()
558 vbt = (struct vbt_header *)(bios + i); in psb_intel_init_bios()
563 if (!vbt) { in psb_intel_init_bios()
568 bdb = (struct bdb_header *)(bios + i + vbt->bdb_offset); in psb_intel_init_bios()
Dpower.c128 int bsm, vbt; in gma_suspend_pci() local
136 pci_read_config_dword(pdev, 0xFC, &vbt); in gma_suspend_pci()
137 dev_priv->regs.saveVBT = vbt; in gma_suspend_pci()
Dopregion.c305 opregion->vbt = NULL; in psb_intel_opregion_fini()
336 opregion->vbt = base + OPREGION_VBT_OFFSET; in psb_intel_opregion_setup()
Dcdv_intel_lvds.c594 if (dev_priv->opregion.vbt) in lvds_is_present_in_vbt()
Dpsb_drv.h255 void *vbt; member