Home
last modified time | relevance | path

Searched refs:CLK_DSIM0 (Results 1 – 35 of 35) sorted by relevance

/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos5250.h147 #define CLK_DSIM0 341 macro
Dexynos4.h126 #define CLK_DSIM0 286 macro
Dexynos3250.h191 #define CLK_DSIM0 187 macro
Dexynos4415.h251 #define CLK_DSIM0 256 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos5250.c578 GATE(CLK_DSIM0, "dsim0", "mout_aclk200_disp1_sub", GATE_IP_DISP1, 3, 0,
Dclk-exynos4415.c815 GATE(CLK_DSIM0, "dsim0", "div_aclk_160", GATE_IP_LCD, 3, 0, 0),
Dclk-exynos3250.c613 GATE(CLK_DSIM0, "dsim0", "div_aclk_160", GATE_IP_LCD, 3, 0, 0),
Dclk-exynos4.c853 GATE(CLK_DSIM0, "dsim0", "aclk160", GATE_IP_LCD0, 3, 0, 0),
/linux-4.4.14/arch/arm/boot/dts/
Dexynos3250.dtsi307 clocks = <&cmu CLK_DSIM0>, <&cmu CLK_SCLK_MIPI0>;
Dexynos4415.dtsi265 clocks = <&cmu CLK_DSIM0>, <&cmu CLK_SCLK_MIPI0>;
Dexynos4.dtsi168 clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI0>;