Home
last modified time | relevance | path

Searched refs:CLK_FIMD0 (Results 1 – 27 of 27) sorted by relevance

/linux-4.4.14/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos4.h123 #define CLK_FIMD0 283 macro
Dexynos3250.h192 #define CLK_FIMD0 188 macro
Dexynos4415.h254 #define CLK_FIMD0 259 macro
/linux-4.4.14/arch/arm/boot/dts/
Dexynos3250.dtsi291 clocks = <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_FIMD0>;
319 clocks = <&cmu CLK_SMMUFIMD0>, <&cmu CLK_FIMD0>;
Dexynos4415.dtsi249 clocks = <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_FIMD0>;
277 clocks = <&cmu CLK_SMMUFIMD0>, <&cmu CLK_FIMD0>;
Dexynos4.dtsi694 clocks = <&clock CLK_SCLK_FIMD0>, <&clock CLK_FIMD0>;
953 clocks = <&clock CLK_SMMU_FIMD0>, <&clock CLK_FIMD0>;
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos4415.c818 GATE(CLK_FIMD0, "fimd0", "div_aclk_160", GATE_IP_LCD, 0, 0, 0),
Dclk-exynos3250.c615 GATE(CLK_FIMD0, "fimd0", "div_aclk_160", GATE_IP_LCD, 0, 0, 0),
Dclk-exynos4.c963 GATE(CLK_FIMD0, "fimd0", "aclk160", GATE_IP_LCD0, 0,