Home
last modified time | relevance | path

Searched refs:CLK_FOUT_VPLL (Results 1 – 32 of 32) sorted by relevance

/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos5250.h23 #define CLK_FOUT_VPLL 8 macro
Dexynos5420.h24 #define CLK_FOUT_VPLL 9 macro
Dexynos4.h22 #define CLK_FOUT_VPLL 7 macro
Dexynos3250.h31 #define CLK_FOUT_VPLL 4 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos4.c1346 [vpll] = PLL_A(pll_4650c, CLK_FOUT_VPLL, "fout_vpll", "mout_vpllsrc",
1357 [vpll] = PLL(pll_36xx, CLK_FOUT_VPLL, "fout_vpll", "fin_pll",
Dclk-exynos5250.c758 [vpll] = PLL(pll_36xx, CLK_FOUT_VPLL, "fout_vpll", "mout_vpllsrc",
Dclk-exynos3250.c733 PLL(pll_36xx, CLK_FOUT_VPLL, "fout_vpll", "fin_pll",
Dclk-exynos5420.c1239 [vpll] = PLL(pll_2550, CLK_FOUT_VPLL, "fout_vpll", "fin_pll", VPLL_LOCK,