Searched refs:CLK_GSCL0 (Results 1 – 19 of 19) sorted by relevance
| /linux-4.4.14/Documentation/devicetree/bindings/iommu/ |
| D | samsung,sysmmu.txt | 58 clocks = <&clock CLK_GSCL0>;
68 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
|
| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 62 #define CLK_GSCL0 256 macro
|
| D | exynos5420.h | 164 #define CLK_GSCL0 465 macro
|
| /linux-4.4.14/arch/arm/boot/dts/ |
| D | exynos5420.dtsi | 255 clocks = <&clock CLK_GSCL0>, <&clock CLK_GSCL1>;
724 clocks = <&clock CLK_GSCL0>;
988 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
|
| D | exynos5250.dtsi | 722 clocks = <&clock CLK_GSCL0>;
989 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
|
| /linux-4.4.14/drivers/clk/samsung/ |
| D | clk-exynos5250.c | 555 GATE(CLK_GSCL0, "gscl0", "mout_aclk266_gscl_sub", GATE_IP_GSCL, 0, 0,
|
| D | clk-exynos5420.c | 1130 GATE(CLK_GSCL0, "gscl0", "aclk300_gscl", GATE_IP_GSCL0, 0, 0, 0),
|