Home
last modified time | relevance | path

Searched refs:CLK_I2S (Results 1 – 35 of 35) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Ds5pv210-audss.h24 #define CLK_I2S 4 macro
Dpxa-clock.h31 #define CLK_I2S 17 macro
Dpistachio-clk.h29 #define CLK_I2S 35 macro
Dexynos3250.h208 #define CLK_I2S 204 macro
/linux-4.4.14/Documentation/devicetree/bindings/clock/
Dclk-s5pv210-audss.txt50 clocks = <&clk_audss CLK_I2S>, <&clk_audss CLK_I2S>,
/linux-4.4.14/Documentation/devicetree/bindings/sound/
Dtas571x.txt39 clocks = <&clk_core CLK_I2S>;
/linux-4.4.14/drivers/clk/samsung/
Dclk-s5pv210-audss.c142 clk_table[CLK_I2S] = clk_register_gate(NULL, "i2s_audss", in s5pv210_audss_clk_probe()
Dclk-exynos3250.c641 GATE(CLK_I2S, "i2s", "div_aclk_100", GATE_IP_PERIL, 21, 0, 0),
/linux-4.4.14/drivers/clk/pistachio/
Dclk-pistachio.c25 GATE(CLK_I2S, "i2s", "i2s_div", 0x104, 3),
/linux-4.4.14/arch/arm/boot/dts/
Ds5pv210.dtsi259 clocks = <&clk_audss CLK_I2S>,
260 <&clk_audss CLK_I2S>,
Dexynos3250.dtsi594 clocks = <&cmu CLK_I2S>, <&cmu CLK_SCLK_I2S>;