Home
last modified time | relevance | path

Searched refs:CLK_I2S1 (Results 1 – 45 of 45) sorted by relevance

/linux-4.4.14/drivers/clk/zte/
Dclk-zx296702.c44 #define CLK_I2S1 (lsp0crpm_base + 0x20) macro
646 ARRAY_SIZE(i2s_wclk_sel), CLK_I2S1, 4, 1); in zx296702_lsp0_clocks_init()
648 zx_gate("i2s1_wclk", "i2s1_wclk_mux", CLK_I2S1, 1); in zx296702_lsp0_clocks_init()
650 zx_gate("i2s1_pclk", "lsp0_apb_pclk", CLK_I2S1, 0); in zx296702_lsp0_clocks_init()
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos5250.h113 #define CLK_I2S1 307 macro
Dexynos5420.h84 #define CLK_I2S1 275 macro
Ds5pv210.h173 #define CLK_I2S1 152 macro
Dexynos4.h170 #define CLK_I2S1 330 macro
Dexynos4415.h270 #define CLK_I2S1 275 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos5250.c636 GATE(CLK_I2S1, "i2s1", "div_aclk66", GATE_IP_PERIC, 20, 0, 0),
Dclk-s5pv210.c623 GATE(CLK_I2S1, "i2s1", "dout_pclkp", CLK_GATE_IP3, 5, 0, 0),
Dclk-exynos4415.c840 GATE(CLK_I2S1, "i2s1", "div_aclk_100", GATE_IP_PERIL, 20, 0, 0),
Dclk-exynos5420.c1061 GATE(CLK_I2S1, "i2s1", "mout_user_aclk66_peric",
Dclk-exynos4.c1015 GATE(CLK_I2S1, "i2s1", "aclk100", GATE_IP_PERIL, 20,
/linux-4.4.14/arch/arm/boot/dts/
Ds5pv210.dtsi278 clocks = <&clocks CLK_I2S1>, <&clocks SCLK_AUDIO1>;
Dexynos4.dtsi393 clocks = <&clock CLK_I2S1>;
Dexynos5250.dtsi571 clocks = <&clock CLK_I2S1>, <&clock CLK_DIV_I2S1>;
Dexynos5420.dtsi423 clocks = <&clock CLK_I2S1>, <&clock CLK_SCLK_I2S1>;