Home
last modified time | relevance | path

Searched refs:CLK_PIXELASYNCM1 (Results 1 – 26 of 26) sorted by relevance

/linux-4.4.14/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos4.h191 #define CLK_PIXELASYNCM1 352 macro
Dexynos3250.h165 #define CLK_PIXELASYNCM1 161 macro
Dexynos4415.h222 #define CLK_PIXELASYNCM1 227 macro
/linux-4.4.14/arch/arm/boot/dts/
Dexynos4210.dtsi194 <&clock CLK_PIXELASYNCM0>, <&clock CLK_PIXELASYNCM1>;
Dexynos4x12.dtsi124 <&clock CLK_PIXELASYNCM0>, <&clock CLK_PIXELASYNCM1>;
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos4415.c771 GATE(CLK_PIXELASYNCM1, "pixelasyncm1", "div_aclk_160", GATE_IP_CAM,
Dclk-exynos3250.c563 GATE(CLK_PIXELASYNCM1, "pixelasyncm1", "div_cam_blk_320",
Dclk-exynos4.c952 GATE(CLK_PIXELASYNCM1, "pxl_async1", "aclk160", GATE_IP_CAM, 18, 0, 0),