| /linux-4.4.14/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| D | exynos4.h | 249 #define CLK_PPMULCD0 408 macro
|
| D | exynos3250.h | 189 #define CLK_PPMULCD0 185 macro
|
| D | exynos4415.h | 249 #define CLK_PPMULCD0 254 macro
|
| /linux-4.4.14/arch/arm/boot/dts/ |
| D | exynos3250.dtsi | 662 clocks = <&cmu CLK_PPMULCD0>;
|
| D | exynos4.dtsi | 797 clocks = <&clock CLK_PPMULCD0>;
|
| /linux-4.4.14/drivers/clk/samsung/ |
| D | clk-exynos4415.c | 812 GATE(CLK_PPMULCD0, "ppmulcd0", "div_aclk_160", GATE_IP_LCD, 5,
|
| D | clk-exynos3250.c | 610 GATE(CLK_PPMULCD0, "ppmulcd0", "div_aclk_160", GATE_IP_LCD, 5,
|
| D | clk-exynos4.c | 967 GATE(CLK_PPMULCD0, "ppmulcd0", "aclk160", GATE_IP_LCD0, 5, 0, 0),
|