Home
last modified time | relevance | path

Searched refs:CLK_SCLK_I2S1 (Results 1 – 33 of 33) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h51 #define CLK_SCLK_I2S1 14 macro
Dexynos5420.h40 #define CLK_SCLK_I2S1 138 macro
Dexynos4.h83 #define CLK_SCLK_I2S1 167 macro
Dexynos5433.h469 #define CLK_SCLK_I2S1 65 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos7.c351 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_sclk_i2s1",
Dclk-exynos5420.c971 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_i2s1",
Dclk-exynos4.c756 DIV(CLK_SCLK_I2S1, "sclk_i2s1", "sclk_audio1", DIV_PERIL5, 0, 6),
Dclk-exynos5433.c1710 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "sclk_i2s1_peric",
/linux-4.4.14/arch/arm/boot/dts/
Dexynos5420.dtsi423 clocks = <&clock CLK_I2S1>, <&clock CLK_SCLK_I2S1>;