Home
last modified time | relevance | path

Searched refs:CLK_SCLK_MMC0 (Results 1 – 71 of 71) sorted by relevance

/linux-4.4.14/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos5410.h17 #define CLK_SCLK_MMC0 132 macro
Dexynos5250.h38 #define CLK_SCLK_MMC0 139 macro
Dexynos7-clk.h64 #define CLK_SCLK_MMC0 8 macro
Dexynos5420.h34 #define CLK_SCLK_MMC0 132 macro
Dexynos4.h61 #define CLK_SCLK_MMC0 145 macro
Dexynos3250.h245 #define CLK_SCLK_MMC0 241 macro
Dexynos4415.h314 #define CLK_SCLK_MMC0 355 macro
Dexynos5433.h573 #define CLK_SCLK_MMC0 63 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-exynos5410.c147 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0",
Dclk-exynos5250.c515 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0",
Dclk-exynos4415.c735 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc0_pre",
Dclk-exynos3250.c543 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc0_pre",
Dclk-exynos7.c538 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "dout_sclk_mmc0",
Dclk-exynos5420.c976 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "dout_mmc0",
Dclk-exynos4.c900 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0", SRC_MASK_FSYS, 0,
Dclk-exynos5433.c2314 GATE(CLK_SCLK_MMC0, "sclk_mmc0", "mout_sclk_mmc0_user",
/linux-4.4.14/arch/arm/boot/dts/
Dexynos5410.dtsi164 clocks = <&clock CLK_MMC0>, <&clock CLK_SCLK_MMC0>;
Dexynos3250.dtsi339 clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
Dexynos4415.dtsi297 clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
Dexynos4.dtsi295 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
Dexynos5250.dtsi505 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
Dexynos5420.dtsi191 clocks = <&clock CLK_MMC0>, <&clock CLK_SCLK_MMC0>;
/linux-4.4.14/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi483 <&clock_top1 CLK_SCLK_MMC0>;