| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 54 #define CLK_SCLK_SPI1 155 macro
|
| D | exynos7-clk.h | 45 #define CLK_SCLK_SPI1 8 macro
|
| D | exynos5420.h | 38 #define CLK_SCLK_SPI1 136 macro
|
| D | exynos4.h | 76 #define CLK_SCLK_SPI1 160 macro
|
| D | exynos3250.h | 248 #define CLK_SCLK_SPI1 244 macro
|
| D | exynos4415.h | 322 #define CLK_SCLK_SPI1 363 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_SPI1 32 macro
|
| /linux-4.4.14/drivers/clk/samsung/ |
| D | clk-exynos5250.c | 550 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi_pre1",
|
| D | clk-exynos4415.c | 753 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi1_pre",
|
| D | clk-exynos3250.c | 551 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi1_pre",
|
| D | clk-exynos7.c | 354 GATE(CLK_SCLK_SPI1, "sclk_spi1", "dout_sclk_spi1",
|
| D | clk-exynos5420.c | 959 GATE(CLK_SCLK_SPI1, "sclk_spi1", "dout_spi1_pre",
|
| D | clk-exynos4.c | 924 GATE(CLK_SCLK_SPI1, "sclk_spi1", "div_spi_pre1", SRC_MASK_PERIL1, 20,
|
| D | clk-exynos5433.c | 1714 GATE(CLK_SCLK_SPI1, "sclk_spi1", "sclk_spi1_peric", ENABLE_SCLK_PERIC,
|
| /linux-4.4.14/arch/arm/boot/dts/ |
| D | exynos3250.dtsi | 582 clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
|
| D | exynos4415.dtsi | 588 clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
|
| D | exynos4.dtsi | 615 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
|
| D | exynos5250.dtsi | 477 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
|
| D | exynos5420.dtsi | 476 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
|