| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| D | exynos5250.h | 74 #define CLK_SMMU_MFCR 268 macro
|
| D | exynos5420.h | 138 #define CLK_SMMU_MFCR 403 macro
|
| D | exynos4.h | 115 #define CLK_SMMU_MFCR 275 macro
|
| /linux-4.4.14/drivers/clk/samsung/ |
| D | clk-exynos5250.c | 587 GATE(CLK_SMMU_MFCR, "smmu_mfcr", "mout_aclk333_sub", GATE_IP_MFC, 1, 0,
|
| D | clk-exynos5420.c | 1197 GATE(CLK_SMMU_MFCR, "smmu_mfcr", "dout_mfc_blk", GATE_IP_MFC, 2, 0, 0),
|
| D | clk-exynos4.c | 959 GATE(CLK_SMMU_MFCR, "smmu_mfcr", "aclk100", GATE_IP_MFC, 2,
|
| /linux-4.4.14/arch/arm/boot/dts/ |
| D | exynos4.dtsi | 865 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
|
| D | exynos5250.dtsi | 824 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
|
| D | exynos5420.dtsi | 1098 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
|