Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_DIV1 (Results 1 – 8 of 8) sorted by relevance

/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dmt8173-clk.h140 #define CLK_TOP_APLL1_DIV1 122 macro
/linux-4.4.14/drivers/clk/mediatek/
Dclk-mt8173.c581 DIV_GATE(CLK_TOP_APLL1_DIV1, "apll1_div1", "aud_1_sel", 0x12c, 9, 0x124, 8, 0),