Searched refs:CLK_TOP_UNIVPLL1_D8 (Results 1 – 17 of 17) sorted by relevance
| /linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 54 #define CLK_TOP_UNIVPLL1_D8 35 macro
|
| D | mt8173-clk.h | 83 #define CLK_TOP_UNIVPLL1_D8 65 macro
|
| /linux-4.4.14/Documentation/devicetree/bindings/spi/ |
| D | spi-mt65xx.txt | 24 - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
|
| /linux-4.4.14/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 72 FACTOR(CLK_TOP_UNIVPLL1_D8, "univpll1_d8", "univpll_624m", 1, 8),
|
| D | clk-mt8173.c | 118 FACTOR(CLK_TOP_UNIVPLL1_D8, "univpll1_d8", "univ_624m", 1, 8),
|