Home
last modified time | relevance | path

Searched refs:IMX5_CLK_ESDHC2_PER_GATE (Results 1 – 11 of 11) sorted by relevance

/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dimx5-clock.h84 #define IMX5_CLK_ESDHC2_PER_GATE 72 macro
/linux-4.4.14/drivers/clk/imx/
Dclk-imx51-imx53.c357 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_c_sel", MXC_CCM_CCGR3, 6); in mx50_clocks_init()
429 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_b_podf", MXC_CCM_CCGR3, 6); in mx51_clocks_init()
531 clk[IMX5_CLK_ESDHC2_PER_GATE] = imx_clk_gate2("esdhc2_per_gate", "esdhc_c_sel", MXC_CCM_CCGR3, 6); in mx53_clocks_init()
/linux-4.4.14/arch/arm/boot/dts/
Dimx50.dtsi119 <&clks IMX5_CLK_ESDHC2_PER_GATE>;
Dimx51.dtsi184 <&clks IMX5_CLK_ESDHC2_PER_GATE>;
Dimx53.dtsi207 <&clks IMX5_CLK_ESDHC2_PER_GATE>;