Home
last modified time | relevance | path

Searched refs:IMX6UL_CLK_PLL3_USB_OTG (Results 1 – 8 of 8) sorted by relevance

/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dimx6ul-clock.h40 #define IMX6UL_CLK_PLL3_USB_OTG 27 macro
/linux-4.4.14/drivers/clk/imx/
Dclk-imx6ul.c161 clks[IMX6UL_CLK_PLL3_USB_OTG] = imx_clk_gate("pll3_usb_otg", "pll3_bypass", base + 0x10, 13); in imx6ul_clocks_init()
420 clk_set_parent(clks[IMX6UL_CLK_PERIPH_CLK2_SEL], clks[IMX6UL_CLK_PLL3_USB_OTG]); in imx6ul_clocks_init()
445 clk_set_parent(clks[IMX6UL_CLK_SIM_PRE_SEL], clks[IMX6UL_CLK_PLL3_USB_OTG]); in imx6ul_clocks_init()