Home
last modified time | relevance | path

Searched refs:TEGRA20_CLK_PLL_C_OUT1 (Results 1 – 8 of 8) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C_OUT1 115 macro
/linux-4.4.14/drivers/clk/tegra/
Dclk-tegra20.c431 { .con_id = "pll_c_out1", .dt_id = TEGRA20_CLK_PLL_C_OUT1 },
651 clks[TEGRA20_CLK_PLL_C_OUT1] = clk; in tegra20_pll_init()
1034 {TEGRA20_CLK_PLL_C_OUT1, TEGRA20_CLK_CLK_MAX, 120000000, 1},
1035 {TEGRA20_CLK_SCLK, TEGRA20_CLK_PLL_C_OUT1, 0, 1},