Home
last modified time | relevance | path

Searched refs:TEGRA20_CLK_PLL_P_OUT3 (Results 1 – 10 of 10) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h146 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-4.4.14/arch/arm/boot/dts/
Dtegra20.dtsi403 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
433 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
449 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
465 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
Dtegra20-paz00.dts301 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
/linux-4.4.14/drivers/clk/tegra/
Dclk-tegra20.c435 { .con_id = "pll_p_out3", .dt_id = TEGRA20_CLK_PLL_P_OUT3 },
557 [tegra_clk_pll_p_out3] = { .dt_id = TEGRA20_CLK_PLL_P_OUT3, .present = true },
1031 {TEGRA20_CLK_PLL_P_OUT3, TEGRA20_CLK_CLK_MAX, 72000000, 1},