Home
last modified time | relevance | path

Searched refs:KHZ (Results 1 – 8 of 8) sorted by relevance

/linux-4.1.27/drivers/phy/
Dphy-samsung-usb2.h21 #define KHZ 1000 macro
22 #define MHZ (KHZ * KHZ)
Dphy-exynos5-usbdrd.c121 #define KHZ 1000 macro
122 #define MHZ (KHZ * KHZ)
202 case 9600 * KHZ: in exynos5_rate_to_clk()
211 case 19200 * KHZ: in exynos5_rate_to_clk()
Dphy-exynos4x12-usb2.c140 case 9600 * KHZ: in exynos4x12_rate_to_clk()
149 case 19200 * KHZ: in exynos4x12_rate_to_clk()
Dphy-exynos5250-usb2.c150 case 9600 * KHZ: in exynos5250_rate_to_clk()
159 case 19200 * KHZ: in exynos5250_rate_to_clk()
/linux-4.1.27/arch/arm/plat-samsung/include/plat/
Dcpu.h80 #ifndef KHZ
81 #define KHZ (1000) macro
/linux-4.1.27/drivers/devfreq/
Dtegra-devfreq.c80 #define KHZ 1000 macro
221 u32 avg_band_freq = tegra->max_freq * ACTMON_DEFAULT_AVG_BAND / KHZ; in tegra_devfreq_update_avg_wmark()
396 tegra->cur_freq = data->new_rate / KHZ; in tegra_actmon_rate_notify_cb()
488 unsigned long rate = *freq * KHZ; in tegra_devfreq_target()
668 tegra->max_freq = clk_round_rate(tegra->emc_clock, ULONG_MAX) / KHZ; in tegra_devfreq_probe()
669 tegra->cur_freq = clk_get_rate(tegra->emc_clock) / KHZ; in tegra_devfreq_probe()
683 for (rate = 0; rate <= tegra->max_freq * KHZ; rate++) { in tegra_devfreq_probe()
/linux-4.1.27/drivers/clk/sirf/
Dclk-common.c10 #define KHZ 1000 macro
11 #define MHZ (KHZ * KHZ)
/linux-4.1.27/Documentation/virtual/kvm/
Dtimekeeping.txt64 |------>| CLOCK OUT | ---------> 66.3 KHZ DRAM