/linux-4.1.27/arch/powerpc/boot/dts/ |
D | prpmc2800.dts | 80 interrupt-parent = <&PIC>; 86 interrupt-parent = <&PIC>; 101 interrupt-parent = <&PIC>; 110 interrupt-parent = <&PIC>; 121 interrupt-parent = <&PIC>; 129 interrupt-parent = <&PIC>; 172 interrupt-parent = <&PIC>; 186 interrupt-parent = <&PIC>; 200 interrupt-parent = <&PIC>; 203 PIC: pic { label [all …]
|
D | c2k.dts | 77 interrupt-parent = <&PIC>; 82 interrupt-parent = <&PIC>; 87 interrupt-parent = <&PIC>; 102 interrupt-parent = <&PIC>; 111 interrupt-parent = <&PIC>; 120 interrupt-parent = <&PIC>; 132 interrupt-parent = <&PIC>; 141 interrupt-parent = <&PIC>; 184 interrupt-parent = <&PIC>; 198 interrupt-parent = <&PIC>; [all …]
|
D | mpc8272ads.dts | 78 interrupt-parent = <&PIC>; 112 interrupt-parent = <&PIC>; 160 interrupt-parent = <&PIC>; 171 interrupt-parent = <&PIC>; 180 interrupt-parent = <&PIC>; 195 interrupt-parent = <&PIC>; 201 interrupt-parent = <&PIC>; 214 interrupt-parent = <&PIC>; 227 interrupt-parent = <&PIC>; 238 interrupt-parent = <&PIC>; [all …]
|
D | ep8248e.dts | 76 interrupt-parent = <&PIC>; 81 interrupt-parent = <&PIC>; 139 interrupt-parent = <&PIC>; 152 interrupt-parent = <&PIC>; 165 interrupt-parent = <&PIC>; 178 interrupt-parent = <&PIC>; 190 interrupt-parent = <&PIC>; 196 PIC: interrupt-controller@10c00 { label
|
D | pq2fads.dts | 77 interrupt-parent = <&PIC>; 110 interrupt-parent = <&PIC>; 159 interrupt-parent = <&PIC>; 170 interrupt-parent = <&PIC>; 181 interrupt-parent = <&PIC>; 193 interrupt-parent = <&PIC>; 211 interrupt-parent = <&PIC>; 217 interrupt-parent = <&PIC>; 229 interrupt-parent = <&PIC>; 235 PIC: interrupt-controller@10c00 { label
|
D | mgcoge.dts | 144 interrupt-parent = <&PIC>; 157 interrupt-parent = <&PIC>; 168 interrupt-parent = <&PIC>; 198 interrupt-parent = <&PIC>; 211 interrupt-parent = <&PIC>; 222 interrupt-parent = <&PIC>; 230 interrupt-parent = <&PIC>; 257 PIC: interrupt-controller@10c00 { label
|
D | tqm8xx.dts | 43 interrupt-parent = <&PIC>; 77 interrupt-parent = <&PIC>; 89 interrupt-parent = <&PIC>; 119 interrupt-parent = <&PIC>; 124 PIC: pic@0 { label 165 interrupt-parent = <&PIC>;
|
D | ep88xc.dts | 36 interrupt-parent = <&PIC>; 102 interrupt-parent = <&PIC>; 114 interrupt-parent = <&PIC>; 119 PIC: interrupt-controller@0 { label 133 interrupt-parent = <&PIC>; 169 interrupt-parent = <&PIC>;
|
D | adder875-redboot.dts | 41 interrupt-parent = <&PIC>; 104 interrupt-parent = <&PIC>; 116 interrupt-parent = <&PIC>; 121 PIC: interrupt-controller@0 { label 160 interrupt-parent = <&PIC>;
|
D | adder875-uboot.dts | 41 interrupt-parent = <&PIC>; 103 interrupt-parent = <&PIC>; 115 interrupt-parent = <&PIC>; 120 PIC: interrupt-controller@0 { label 159 interrupt-parent = <&PIC>;
|
D | mpc885ads.dts | 36 interrupt-parent = <&PIC>; 107 interrupt-parent = <&PIC>; 119 interrupt-parent = <&PIC>; 124 PIC: interrupt-controller@0 { label 138 interrupt-parent = <&PIC>; 175 interrupt-parent = <&PIC>;
|
D | mpc866ads.dts | 36 interrupt-parent = <&PIC>; 87 interrupt-parent = <&PIC>; 92 PIC: pic@0 { label 133 interrupt-parent = <&PIC>;
|
D | gamecube.dts | 55 interrupt-parent = <&PIC>; 67 PIC: pic { label
|
D | ac14xx.dts | 156 * GPIO PIC:
|
/linux-4.1.27/Documentation/devicetree/bindings/ |
D | open-pic.txt | 1 * Open PIC Binding 4 representation of an Open PIC compliant interrupt controller. This binding is 5 based on the binding defined for Open PIC in [1] and is a superset of that 13 - compatible: Specifies the compatibility list for the PIC. The type 17 PIC's addressable register space. The type shall be <prop-encoded-array>. 20 as an Open PIC. No property value shall be defined. 31 - pic-no-reset: The presence of this property indicates that the PIC 55 * An Open PIC interrupt controller 62 // this Open PIC node do not need a parent address specifier. 71 // Compatible with Open PIC. [all …]
|
D | marvell.txt | 148 interrupt-parent = <&PIC>; 167 interrupt-parent = <&PIC>; 191 interrupt-parent = <&PIC>; 295 interrupt-parent = <&PIC>; 331 interrupt-parent = <&PIC>; 335 l) Marvell Discovery PIC (Programmable Interrupt Controller) nodes 337 Represent the Discovery's PIC hardware 346 Example Discovery PIC node: 407 interrupt-parent = <&PIC>; 411 0x5000 0 0 1 &PIC 80 [all …]
|
/linux-4.1.27/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/cpm/ |
D | usb.txt | 13 interrupt-parent = <&PIC>;
|
/linux-4.1.27/Documentation/devicetree/bindings/interrupt-controller/ |
D | cdns,xtensa-mx.txt | 6 Remaining properties have exact same meaning as in Xtensa PIC
|
D | cdns,xtensa-pic.txt | 1 * Xtensa built-in Programmable Interrupt Controller (PIC)
|
/linux-4.1.27/arch/openrisc/boot/dts/ |
D | or1ksim.dts | 28 * OR1K PIC is built into CPU and accessed via special purpose
|
/linux-4.1.27/Documentation/x86/i386/ |
D | IO-APIC.txt | 23 2: 0 XT-PIC cascade 24 13: 1 XT-PIC fpu 33 Some interrupts are still listed as 'XT PIC', but this is not a problem;
|
/linux-4.1.27/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/ |
D | serial.txt | 27 interrupt-parent = <&PIC>;
|
D | network.txt | 18 interrupt-parent = <&PIC>;
|
/linux-4.1.27/Documentation/devicetree/bindings/c6x/ |
D | interrupt.txt | 33 The megamodule PIC consists of four interrupt mupliplexers each of which 35 may be cascaded into the core interrupt controller. The megamodule PIC
|
/linux-4.1.27/Documentation/devicetree/bindings/mmc/ |
D | mmc-spi-slot.txt | 30 interrupt-parent = <&PIC>;
|
/linux-4.1.27/arch/unicore32/boot/compressed/ |
D | vmlinux.lds.in | 19 * which is required for PIC decompression. Local data generates
|
/linux-4.1.27/arch/um/ |
D | Makefile | 121 CFLAGS_NO_HARDENING := $(call cc-option, -fno-PIC,) $(call cc-option, -fno-pic,) \
|
/linux-4.1.27/arch/parisc/include/asm/ |
D | unistd.h | 18 #ifdef PIC
|
/linux-4.1.27/Documentation/devicetree/bindings/powerpc/fsl/ |
D | mpic.txt | 7 and QorIQ processors and is compatible with the Open PIC. The 8 notable difference from Open PIC binding is the addition of 2
|
D | msi-pic.txt | 34 no splitting an individual MSI register or the associated PIC interrupt).
|
D | mpc5200.txt | 173 split reflects the layout of the PIC hardware itself, which groups
|
/linux-4.1.27/drivers/pcmcia/ |
D | tcic.c | 245 #define PIC 0x4d0 in irq_scan() macro 247 int level_mask = inb_p(PIC) | (inb_p(PIC+1) << 8); in irq_scan()
|
D | i82365.c | 523 #define PIC 0x4d0 in isa_scan() macro 525 mask0 &= ~(inb(PIC) | (inb(PIC+1) << 8)); in isa_scan()
|
/linux-4.1.27/Documentation/xtensa/ |
D | mmu.txt | 22 LITBASE is zero (reset state, PC-relative literals); required to be PIC.
|
/linux-4.1.27/drivers/zorro/ |
D | zorro.ids | 209 0600 PIC Prototyping Card 260 0200 GrandSlam PIC 2 [RAM Expansion] 261 0400 GrandSlam PIC 1 [RAM Expansion]
|
/linux-4.1.27/arch/arm/boot/dts/ |
D | integratorcp.dts | 132 /* The SIC is cascaded off IRQ 26 on the PIC */
|
/linux-4.1.27/arch/arm/kernel/ |
D | head-nommu.S | 82 adr lr, BSYM(1f) @ return (PIC) address
|
D | head.S | 139 adr lr, BSYM(1f) @ return (PIC) address
|
/linux-4.1.27/Documentation/filesystems/ |
D | proc.txt | 605 0: 8728810 XT-PIC timer 606 1: 895 XT-PIC keyboard 607 2: 0 XT-PIC cascade 608 3: 531695 XT-PIC aha152x 609 4: 2014133 XT-PIC serial 610 5: 44401 XT-PIC pcnet_cs 611 8: 2 XT-PIC rtc 612 11: 8 XT-PIC i82365 613 12: 182918 XT-PIC PS/2 Mouse 614 13: 1 XT-PIC fpu [all …]
|
/linux-4.1.27/Documentation/fmc/ |
D | mezzanine.txt | 93 identification numbers. For PIC, for example, `0x0400' represents
|
/linux-4.1.27/Documentation/ |
D | cpu-hotplug.txt | 220 2. PIC interrupts also depend on CPU0. CPU0 can't be removed if a PIC interrupt
|
D | kernel-parameters.txt | 239 default in PIC mode 343 For broken nForce2 BIOS resulting in XT-PIC timer. 2516 2. PIC interrupts also depend on CPU0. CPU0 can't be 2517 removed if a PIC interrupt is detected.
|
/linux-4.1.27/arch/powerpc/platforms/ |
D | Kconfig | 89 Freescale PIC complying with OpenPIC standard. When the
|
/linux-4.1.27/Documentation/devicetree/ |
D | booting-without-of.txt | 1321 ISA PIC interrupt controllers require 2 cells to encode 1326 ISA PIC interrupt controllers should adhere to the ISA PIC
|
/linux-4.1.27/Documentation/virtual/kvm/ |
D | api.txt | 616 On x86, creates a virtual ioapic, a virtual PIC (two PICs, nested), and sets up 618 PIC and IOAPIC; GSI 16-23 only go to the IOAPIC.
|
/linux-4.1.27/arch/x86/ |
D | Kconfig | 1955 Second dependency is PIC interrupts always go to CPU0. CPU0 can not
|
/linux-4.1.27/ |
D | CREDITS | 3475 D: Embedded PowerPC 4xx: EMAC, I2C, PIC and random hacks/fixes
|