Searched refs:nvkm_pll_vals (Results 1 – 9 of 9) sorted by relevance
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/ |
D | nv04.h | 4 struct nvkm_pll_vals; 19 void setPLL_single(struct nvkm_devinit *, u32, struct nvkm_pll_vals *); 20 void setPLL_double_highregs(struct nvkm_devinit *, u32, struct nvkm_pll_vals *); 21 void setPLL_double_lowregs(struct nvkm_devinit *, u32, struct nvkm_pll_vals *);
|
D | nv04.c | 143 struct nvkm_pll_vals *pv) in setPLL_single() 197 struct nvkm_pll_vals *pv) in setPLL_double_highregs() 274 struct nvkm_pll_vals *pv) in setPLL_double_lowregs() 356 struct nvkm_pll_vals pv; in nv04_devinit_pll_set()
|
/linux-4.1.27/drivers/gpu/drm/nouveau/include/nvkm/subdev/ |
D | clk.h | 6 struct nvkm_pll_vals; 106 struct nvkm_pll_vals *pv); 107 int (*pll_prog)(struct nvkm_clk *, u32 reg1, struct nvkm_pll_vals *pv); 152 struct nvkm_pll_vals *); 153 int nv04_clk_pll_prog(struct nvkm_clk *, u32 reg1, struct nvkm_pll_vals *); 155 int clk, struct nvkm_pll_vals *);
|
/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
D | nv04.c | 37 int clk, struct nvkm_pll_vals *pv) in nv04_clk_pll_calc() 53 nv04_clk_pll_prog(struct nvkm_clk *clk, u32 reg1, struct nvkm_pll_vals *pv) in nv04_clk_pll_prog()
|
/linux-4.1.27/drivers/gpu/drm/nouveau/include/nvkm/subdev/bios/ |
D | pll.h | 4 struct nvkm_pll_vals { struct
|
/linux-4.1.27/drivers/gpu/drm/nouveau/dispnv04/ |
D | hw.c | 133 uint32_t pll2, struct nvkm_pll_vals *pllvals) in nouveau_hw_decode_pll() 165 struct nvkm_pll_vals *pllvals) in nouveau_hw_get_pllvals() 205 nouveau_hw_pllvals_to_clk(struct nvkm_pll_vals *pv) in nouveau_hw_pllvals_to_clk() 217 struct nvkm_pll_vals pllvals; in nouveau_hw_get_clock() 259 struct nvkm_pll_vals pv; in nouveau_hw_fix_bad_vpll()
|
D | hw.h | 45 struct nvkm_pll_vals *pllvals); 46 int nouveau_hw_pllvals_to_clk(struct nvkm_pll_vals *pllvals);
|
D | disp.h | 39 struct nvkm_pll_vals pllvals;
|
D | crtc.c | 120 struct nvkm_pll_vals *pv = ®p->pllvals; in nv_crtc_calc_state_ext()
|