Home
last modified time | relevance | path

Searched refs:SCLK_SPDIF (Results 1 – 34 of 34) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/Documentation/devicetree/bindings/sound/
Drockchip-spdif.txt37 clocks = <&cru HCLK_SPDIF>, <&cru SCLK_SPDIF>;
/linux-4.4.14/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dexynos7-clk.h122 #define SCLK_SPDIF 27 macro
Ds5pv210.h190 #define SCLK_SPDIF 165 macro
Drk3188-cru-common.h43 #define SCLK_SPDIF 78 macro
Drk3288-cru.h47 #define SCLK_SPDIF 83 macro
/linux-4.4.14/drivers/clk/samsung/
Dclk-s5pv210.c710 GATE(SCLK_SPDIF, "sclk_spdif", "mout_spdif", CLK_SRC_MASK0, 27,
Dclk-exynos7.c796 GATE(SCLK_SPDIF, "sclk_spdif_user", "sclk_spdif",
/linux-4.4.14/drivers/clk/rockchip/
Dclk-rk3188.c356 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
Dclk-rk3288.c326 COMPOSITE_NODIV(SCLK_SPDIF, "sclk_spdif", mux_spdif_p, 0,
/linux-4.4.14/arch/arm/boot/dts/
Drk3188.dtsi129 clocks = <&cru HCLK_SPDIF>, <&cru SCLK_SPDIF>;