Home
last modified time | relevance | path

Searched refs:TEGRA20_CLK_PLL_A (Results 1 – 18 of 18) sorted by relevance

/linux-4.4.14/arch/arm/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/powerpc/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/arm64/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/metag/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/mips/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/cris/boot/dts/include/dt-bindings/clock/
Dtegra20-car.h134 #define TEGRA20_CLK_PLL_A 112 macro
/linux-4.4.14/arch/arm/boot/dts/
Dtegra20-plutux.dts56 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-tec.dts65 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-medcom-wide.dts84 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-trimslice.dts463 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-colibri-512.dtsi528 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-paz00.dts593 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-whistler.dts627 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-ventana.dts697 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-harmony.dts772 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
Dtegra20-seaboard.dts931 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
/linux-4.4.14/drivers/clk/tegra/
Dclk-tegra20.c443 { .con_id = "pll_a", .dt_id = TEGRA20_CLK_PLL_A },
691 clks[TEGRA20_CLK_PLL_A] = clk; in tegra20_pll_init()
1046 {TEGRA20_CLK_PLL_A, TEGRA20_CLK_CLK_MAX, 56448000, 1},