Searched refs:speed_cntl (Results 1 – 9 of 9) sorted by relevance
| /linux-4.4.14/drivers/gpu/drm/radeon/ |
| D | rv770.c | 1975 u32 link_width_cntl, lanes, speed_cntl, tmp; in rv770_pcie_gen2_enable() local 2014 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in rv770_pcie_gen2_enable() 2015 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) && in rv770_pcie_gen2_enable() 2016 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in rv770_pcie_gen2_enable() 2027 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in rv770_pcie_gen2_enable() 2028 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; in rv770_pcie_gen2_enable() 2029 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in rv770_pcie_gen2_enable() 2031 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in rv770_pcie_gen2_enable() 2032 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT; in rv770_pcie_gen2_enable() 2033 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in rv770_pcie_gen2_enable() [all …]
|
| D | r600.c | 4444 u32 link_width_cntl, lanes, speed_cntl, training_cntl, tmp; in r600_pcie_gen2_enable() local 4468 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in r600_pcie_gen2_enable() 4469 if (speed_cntl & LC_CURRENT_DATA_RATE) { in r600_pcie_gen2_enable() 4497 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in r600_pcie_gen2_enable() 4498 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) && in r600_pcie_gen2_enable() 4499 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in r600_pcie_gen2_enable() 4513 speed_cntl &= ~LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK; in r600_pcie_gen2_enable() 4514 speed_cntl |= (0x3 << LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT); in r600_pcie_gen2_enable() 4515 speed_cntl &= ~LC_VOLTAGE_TIMER_SEL_MASK; in r600_pcie_gen2_enable() 4516 speed_cntl &= ~LC_FORCE_DIS_HW_SPEED_CHANGE; in r600_pcie_gen2_enable() [all …]
|
| D | evergreen.c | 5867 u32 link_width_cntl, speed_cntl; in evergreen_pcie_gen2_enable() local 5886 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in evergreen_pcie_gen2_enable() 5887 if (speed_cntl & LC_CURRENT_DATA_RATE) { in evergreen_pcie_gen2_enable() 5894 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) || in evergreen_pcie_gen2_enable() 5895 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in evergreen_pcie_gen2_enable() 5901 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in evergreen_pcie_gen2_enable() 5902 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; in evergreen_pcie_gen2_enable() 5903 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in evergreen_pcie_gen2_enable() 5905 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in evergreen_pcie_gen2_enable() 5906 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT; in evergreen_pcie_gen2_enable() [all …]
|
| D | si.c | 7415 u32 speed_cntl, mask, current_data_rate; in si_pcie_gen3_enable() local 7438 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable() 7439 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in si_pcie_gen3_enable() 7545 speed_cntl |= LC_FORCE_EN_SW_SPEED_CHANGE | LC_FORCE_DIS_HW_SPEED_CHANGE; in si_pcie_gen3_enable() 7546 speed_cntl &= ~LC_FORCE_DIS_SW_SPEED_CHANGE; in si_pcie_gen3_enable() 7547 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in si_pcie_gen3_enable() 7559 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable() 7560 speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE; in si_pcie_gen3_enable() 7561 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in si_pcie_gen3_enable() 7564 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable() [all …]
|
| D | cik.c | 9789 u32 speed_cntl, mask, current_data_rate; in cik_pcie_gen3_enable() local 9812 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() 9813 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in cik_pcie_gen3_enable() 9919 speed_cntl |= LC_FORCE_EN_SW_SPEED_CHANGE | LC_FORCE_DIS_HW_SPEED_CHANGE; in cik_pcie_gen3_enable() 9920 speed_cntl &= ~LC_FORCE_DIS_SW_SPEED_CHANGE; in cik_pcie_gen3_enable() 9921 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable() 9933 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() 9934 speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE; in cik_pcie_gen3_enable() 9935 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable() 9938 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() [all …]
|
| D | ci_dpm.c | 4782 u32 speed_cntl = 0; in ci_get_current_pcie_speed() local 4784 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in ci_get_current_pcie_speed() 4785 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT; in ci_get_current_pcie_speed() 4787 return (u16)speed_cntl; in ci_get_current_pcie_speed()
|
| D | si_dpm.c | 5748 u32 speed_cntl; in si_get_current_pcie_speed() local 5750 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in si_get_current_pcie_speed() 5751 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT; in si_get_current_pcie_speed() 5753 return (u16)speed_cntl; in si_get_current_pcie_speed()
|
| /linux-4.4.14/drivers/gpu/drm/amd/amdgpu/ |
| D | cik.c | 1566 u32 speed_cntl, mask, current_data_rate; in cik_pcie_gen3_enable() local 1586 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() 1587 current_data_rate = (speed_cntl & PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK) >> in cik_pcie_gen3_enable() 1699 speed_cntl |= PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK | in cik_pcie_gen3_enable() 1701 speed_cntl &= ~PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK; in cik_pcie_gen3_enable() 1702 WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable() 1714 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() 1715 speed_cntl |= PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK; in cik_pcie_gen3_enable() 1716 WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable() 1719 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable() [all …]
|
| D | ci_dpm.c | 4951 u32 speed_cntl = 0; in ci_get_current_pcie_speed() local 4953 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL) & in ci_get_current_pcie_speed() 4955 speed_cntl >>= PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT; in ci_get_current_pcie_speed() 4957 return (u16)speed_cntl; in ci_get_current_pcie_speed()
|